

Rail to Digital automated up to autonomous train operation

D30.1 – Automatic transformation, means of verification and validation (V&V), and traceability between models using different modelling approaches.

Due date of deliverable: 31/03/2026

Actual submission date: 16/02/2026

Leader/Responsible of this Deliverable: DB

Reviewed: Y

Document status		
Revision	Date	Description
01	31/08/2025	First draft. Added table of contents, Chapter 5.1
02	01/09/2025	Documentation and development of Chapter 5.2
03	28/10/2025	Added chapters 1, 2, 3 and 4
04	02/02/2026	Added chapter 6; Updated chapter 5; version for WP internal peer review
05	03/02/2026	Revised chapter 5.1; version for WP internal peer review
06	16/02/2026	Revised structure; Edits to address review comments from DLR, GTSD and ADIF; Added executive summary and conclusion; Updated figures, tables and cross-references; Finalised the deliverable for TMT review.
07	20/03/2026	Addressed TMT review comments. Finalised for SteCo review.
08	23/04/2026	Addressed SteCo review comments. Finalised for JU review.
09	27/08/2026	Addressed specific issues review comments. Submitted PDF version for upload on SYGMA

Project funded from the European Union's Horizon Europe research and innovation programme		
Dissemination Level		
PU	Public	X

SEN	Sensitiv – limited under the conditions of the Grant Agreement	
------------	--	--

Start date: 01/12/2022

Duration: 40 months

ACKNOWLEDGEMENTS



This project has received funding from the Europe's Rail Joint Undertaking (ERJU) under the Grant Agreement no. 101102001. The JU receives support from the European Union's Horizon Europe research and innovation programme and the Europe's Rail JU members other than the Union.

REPORT CONTRIBUTORS

Name	Company	Details of Contribution
Alexandru Iordan	DB InfraGO	Author of Chapters 6 and 7; co-author of Chapters 1 and 9.
Terje Sivertsen	NRD (Bane NOR)	Creation of document; author of Chapter 5.
Sai Aditya Bommakanti	DB InfraGO	Author of chapters 1, 2, 3, 4, and 8; co-author of Chapter 9.
Abdul Rasheeq	DB InfraGO	Co-author; contributed to chapters 1, 2, 3, 4 and 7; Review of all chapters.
Brendon Romero	DB InfraGO	Contributed to the early development of Chapter 8.
Daniel Schwencke	DLR	Review of Chapters 1, 2, 4, 5 and 9.
Dominik Hansen	GTSD	Contributed to Chapter 6; review of chapters 1, 2, 5, 6, 7, 8 and 9
Stalin Chriss Castelino	DB InfraGO	Contributed to Chapters 2 and 3, review of all Chapters
Miguel Fernandez	ADIF	Review of chapters 5, 6, 7 and 8

Disclaimer

The information in this document is provided “as is”, and no guarantee or warranty is given that the information is fit for any particular purpose. The content of this document reflects only the author's view – the Joint Undertaking is not responsible for any use that may be made of the information it contains. The users use the information at their sole risk and liability.

EXECUTIVE SUMMARY

Railway signalling systems across Europe are undergoing a rapid and major transformation toward digitalisation and interoperability which is directly supported and advocated by Europe's vision for a **Single European Railway Area (SERA)** [1]. One of the key challenges facing the railway industry today is the increasing reliance on model-based systems engineering. While models enable early validation, better communication, and automation, they are often developed using different methodologies, languages, and tools. These models can become disconnected, making it difficult to verify their correctness, trace requirements across tools, or reuse results during later stages of system authorisation. This fragmentation particularly for safety-critical railway signalling systems increases cost, effort, and risk.

Deliverable D30.1, produced within the FP2-R2DATO project under the Europe's Rail Joint Undertaking, directly addresses this challenge. The deliverable focuses on **automatic model transformation, verification and validation (V&V), and traceability between models** that use different modelling approaches. Its overall objective is to support a more integrated, automated, and robust engineering process that can be adopted by the **Europe's Rail System Pillar** and its stakeholders.

The work documented in this deliverable brings together contributions from multiple tasks within Work Package 30 and builds on results from earlier European research projects. It extends previous efforts by moving beyond partial model transformation and placing a strong emphasis on formal verification, safety assurance, and traceability, which are essential for **railway authorisation and certification**.

The central theme of the deliverable is the use of **formalisation**, i.e. expressing system behaviour and structure in a way that can be **analysed mathematically and checked automatically**. This is particularly important for railway signalling systems, where failures can have serious safety consequences and where European standards strongly encourage the use of **formal methods at higher safety integrity levels**. This deliverable explores several complementary technical approaches.

One major track demonstrates how SysML models, especially state machines used in **EULYNX specifications**, can be transformed into logic-based representations using abstract syntax trees and logic programming. This approach allows system behaviour to be analysed using well-defined logical rules, separating the verification of assumptions from the validation of design decisions. The result is a more rigorous and transparent way to assess whether a model satisfies **safety and functional requirements**.

A second track focuses on formal verification through model checking. Here, the SysML-based EULYNX specification models are automatically transformed into the Promela language and analysed using the SPIN verification tool. This enables systematic checking of structural properties of the models and provides verification results that can help identify inconsistencies or issues within the modelled design. The deliverable reports on transformation results, metrics, and verification outcomes, demonstrating that this approach is practical and scalable for realistic railway models.

The transformation methodology for formal verification follows a **systematic four-stage transformation pipeline architecture** inspired by compiler design principles. The first stage parses SysML specifications serialized in XMI format and constructs a raw **Abstract Syntax Tree (AST)**. The second stage extracts hierarchical relationships and builds a dependency graph capturing state

containment, transition topology, and event-guard linkages. The third stage performs behavioural analysis, including parent event propagation analysis for composite states and junction semantics resolution. The fourth stage generates syntactically valid Promela code with hierarchical state naming, synchronous event channels, and explicit guard declarations. This phased architecture enables independent validation of each transformation stage and supports systematic debugging and quality assurance.

The third track addresses interoperability and traceability between modelling tools and methodologies, **specifically between EULYNX MBSE** [2] (using SysML [3]) and **the ARCADIA methodology** [4]. The deliverable proposes and evaluates, as practically as possible at the time of writing, a bridging strategy that aligns abstraction levels, maps corresponding model elements, and enables traceability across the various System Pillar levels.. This work is particularly relevant for system-level integration activities within Europe's Rail System Pillar, where different stakeholders may use different engineering frameworks.

The proposed bridging strategy has been assessed against the **System Engineering Management Plan (SEMP)** of the Europe's Rail System Pillar and is shown to align with it, or rather, not deviate from the SEMP that guides the System Pillar.. It supports clearer handovers between system-level and subsystem-level engineering activities, endeavours to reduce duplication of work, and attempts to improve confidence in the consistency of models across the engineering lifecycle.

Overall, the results presented in Deliverable D30.1 demonstrate that **automatic transformation, formal verification, and cross-methodology traceability** are possible. The approach, concepts and setups discussed in this deliverable enable future work in the System Pillar, and beyond, to directly pick up where this deliverable ends. The work provides both conceptual foundations and concrete prototypes that can be readily utilised for future work and integration with Europe's Rail activities. The development tracks achieved **Technology Readiness Level (TRL) 3**, demonstrating proof of concept in a laboratory environment.

ABBREVIATIONS AND ACRONYMS

AM MBSE	Architecture Model MBSE (EULYNX-specific)
AL	Abstraction Level
ARCADIA	Architecture Analysis and Design Integrated Approach
AST	Abstract Syntax Tree
BDD	Block Definition Diagram
CCS	Command, Control and Signalling
CENELEC	European Committee for Electrotechnical Standardization
CSP	Crosscutting System Properties
EfeS	Eulynx Field Element Subsystem
EN	European Norm
ERJU	Europe's Rail Joint Undertaking
ETCS	European Train Control System
FSM	Finite State Machine
HTB	Hybrid Testbed
IBD	Internal Block Diagram
ID	Identification/Identifier
IDE	Integrated Development Environment
IEC	International Electrotechnical Commission
IM	Infrastructure Manager
INCOSE	International Council on Systems Engineering
ISO	International Organization for Standardisation
JSON	JavaScript Object Notation
MBSE	Model-based Systems Engineering
MBSE SF	MBSE Specification Framework
MS	Excel Microsoft Excel
NuSMV	New Symbolic Model Verifier
OCL	Object Constraint Language
OMG	Object Management Group
Promela	Process Meta Language
PZB	Punktförmige Zugbeeinflussung (<i>“Point-based Train Control”</i>)
RAMS	Reliability, Availability, Maintainability and Safety

RER	Réseau Express Régional (<i>“Regional Express Network”</i>)
SACEM	Système d'aide à la conduite, à l'exploitation et à la maintenance (<i>“Driver Assistance, Operation, and Maintenance System”</i>)
SafeT	Safety Assessment Framework for Efficient Transport
SCC	Strongly Connected Component
SCI-P	Standard Communication Interface - Point
SDI	Standard Diagnostics Interface
SEMP	Systems Engineering Management Plan
SERA	Single European Railway Area
SIL	Safety Integrity Level
SIUS	(Sub)System Interface Under Specification
SM	State Machine
SMI	Standard Maintenance Interface
SP	System Pillar
SPIN	Simple Promela Interpreter
SUS	(Sub)System Under Specification
SysML	Systems Modelling Language
TFFR	Tolerable unsafe Functional Failure Rates
THR	Tolerable Hazards Rates
TRL	Technology Readiness Level
UML	Unified Modelling Language
UUID	Universally Unique Identifier
V&V	Verification and Validation
VB	Visual Basic
XMI	XML Metadata Interchange
XML	Extensible Markup Language

TABLE OF CONTENTS

Acknowledgements.....	2
Report Contributors.....	2
Executive Summary	3
Abbreviations and Acronyms	5
Table of Contents.....	7
List of Figures	11
List of Tables	13
1 Introduction	14
1.1 Motivation and Challenges	16
1.2 Overview of the Deliverable	16
2 The EULYNX Initiative and Methodology.....	18
2.1 EULYNX Specification.....	19
2.1.1 Baseline 3.....	19
2.1.2 Baseline 4.....	19
2.1.3 EULYNX Input Documents	19
2.2 EULYNX MBSE	20
2.2.1 Viewpoint	21
2.2.2 Abstraction Level	21
2.2.3 View.....	21
2.2.4 Engineering Path	21
2.2.5 SysML	23
3 Reference Model(s).....	25
3.1 SysML Modelling in EULYNX	25
3.1.1 Block.....	25
3.1.2 Port.....	26
3.1.3 Block Definition Diagram (BDD/bdd)	27
3.1.4 Internal Block Definition (IBD/ibd)	29
3.1.5 Use Case Diagram (uc)	29
3.1.6 Sequence Diagram (seq/sd)	29
3.1.7 State Machine Diagram (stm)	30
3.1.8 Connector	30
3.1.9 State	30
3.1.10 Transition.....	31
3.1.11 Use Case	31
3.1.12 Actor	31

3.1.13	Interaction.....	31
3.1.14	Operation.....	31
3.1.15	Signal	31
3.1.16	Stereotype	31
4	Description of Toolchains and Technologies	32
5	Transformation and Validation of Models by Way of Logic Programming	33
5.1	The Quest for an Adequate Verification Method	33
5.2	Abstract Syntax Trees	36
5.2.1	Representing Models as Abstract Syntax Trees.....	36
5.2.2	Analysing Models as Abstract Syntax Trees	37
5.2.3	Transforming Models via Abstract Syntax Trees	37
5.3	State Machines.....	38
5.3.1	Basic state machines	38
5.3.2	Algebraic Specification of State Machines	39
5.3.3	Implementation in Prolog	43
5.3.4	Augmented State Machines	45
5.4	Transformation of Finite State Machines into Logic Programs	45
5.4.1	First Example: Switch on the Light Time-Limited.....	46
5.4.2	Second Example: Observing Luminosity.....	49
5.4.3	Third Example: Transition Notation	52
5.5	Natural Deduction.....	57
5.5.1	What is Natural Deduction?	58
5.5.2	Representing Arguments in Natural Deduction	58
5.5.3	Analyzing Arguments in Natural Deduction	59
5.5.4	Transforming Arguments in Natural Deduction	59
5.5.5	How Natural Deduction Relates to Verification and Validation	60
5.5.6	Inference Rules for Propositional Logic.....	60
5.5.7	Additional Inference Rules for Predicate Logic.....	62
5.5.8	Logical Reconstruction of Arguments.....	63
5.5.9	From Arguments to Proofs.....	66
5.6	Formal and Semiformal Methods in the RAMS Process	69
6	SysML to Promela Transformation for Formal Verification.....	89
6.1	Transformation Methodology Overview	89
6.1.1	Contribution and Approach Overview.....	90
6.1.2	Objectives and Scope.....	91
6.1.3	Four-Stage Transformation Pipeline Architecture.....	95

6.2	Implementation Architecture	99
6.2.1	Software Components and Modular Design	99
6.2.2	Critical Implementation Features and Design Decisions	105
6.3	Transformation Results and Metrics	107
6.3.1	System Under Analysis: Railway Signalling State Machine Corpus	107
6.3.2	Transformation Completeness and Structural Metrics	110
6.3.3	Code Generation Quality and Characteristics	114
6.4	Conclusion	117
7	Interoperability of Specification Model Definitions between Tools	118
7.1	Proof of Concept Constraints and Mocking Approach	118
7.2	Requirements Traceability	119
7.3	Relationship to Task 30.1.1	119
7.4	Methodology	120
7.4.1	Approach Selection	120
7.4.2	Four-Stage Comparison Pipeline	121
7.4.3	Compatibility Definition	122
7.5	Implementation Architecture	122
7.5.1	Software Components	122
7.5.2	Data Model Design	122
7.5.3	Extraction Implementation	123
7.6	Verification and Test Results	123
7.6.1	Test Case Design and Mocking Rationale	123
7.6.2	Mocked Baseline Test Model	124
7.6.3	Test Results	124
7.7	Assessment and Limitations	124
7.7.1	Demonstrated Capabilities	124
7.7.2	Capabilities Not Demonstrated	124
7.7.3	Rationale for Mocking	125
7.8	Concluding Remarks	125
8	Bridging the ARCADIA and EULYNX MBSE Methodologies	126
8.1	Background, Context and Motivation	126
8.1.1	The Engineering Context	127
8.2	Assumptions	131
8.3	Solution Strategy	132
8.3.1	Option 1	132
8.3.2	Option 2	132

8.3.3	Option 3.....	133
8.3.4	Strategy Decision.....	133
8.3.5	Work Plan	134
8.4	Elaboration	136
8.4.1	Step One – End Points	136
8.4.2	Step Two – Environments.....	136
8.4.3	Step Three – Workflows.....	136
8.4.4	Step Four – Elements, Concepts and Activities	138
8.4.5	Step Five – Mapping.....	140
8.4.6	Steps Six and Seven – Mapping Implementation	142
8.4.7	Steps Eight and Nine – Example / Test Case	145
8.5	Evaluation and Concluding Remarks.....	150
8.5.1	Alignment with SEMP v3.....	150
8.5.2	Feasibility of the Concept.....	151
8.5.3	Benefits to the System Pillar	151
8.5.4	Concluding Remarks	152
9	Conclusions	153
9.1	Summary of Achievements.....	153
9.2	Challenges Encountered and Addressed.....	154
9.3	Future Work for Automated Authorisation	155
	References	156

LIST OF FIGURES

Figure 1: Transformation methodology.....	15
Figure 2: Countries and IMs involved in EULYNX [© EULYNX]	18
Figure 3: Typical control loop of a EULYNX subsystem [© EULYNX].....	20
Figure 4: EULYNX System [© EULYNX]	21
Figure 5: EULYNX MBSE Methodology [© EULYNX].....	22
Figure 6: Relationship between SysML and UML and their respective diagrams	23
Figure 7: SysML Diagrams.....	24
Figure 8: HTB represented by a SysML block	25
Figure 9: IBD of a block containing a proxy port and a flow port.....	26
Figure 10: Example of an EULYNX SysML block (Baseline 4)	27
Figure 11: SysML Block Definition Diagram	27
Figure 12: SysML internal block diagram	28
Figure 13: SysML use case diagram	28
Figure 14: SysML sequence diagram.....	29
Figure 15: SysML state machine diagram	30
Figure 16: A simple example of a finite state machine	39
Figure 17: Switch on the light time-limited	46
Figure 18: Observing luminosity.....	49
Figure 19: Transition notation	52
Figure 20: Transformation pipeline.....	96
Figure 21: Complementary relationship between tasks 30.1.1 and 30.1.3.....	120
Figure 22: The five system levels proposed/recognised by the System Pillar. Source: SEMP v3	126
Figure 23: EULYNX abstraction levels 1 and 2 with the SUS and SIUS engineering paths	129
Figure 24: The work plan summarized in a flow diagram.....	135
Figure 25: High-level visual representation of the matrix generation process	142
Figure 26: Sample output from a script that generates a traceability matrix from a Capella model	143
Figure 27: Sample output from a script that generates a list of all architectural elements from a model in PTC Modeler	144
Figure 28: Traceability points between the abstraction levels of EULYNX and ARCADIA logical architecture	145
Figure 29: (Points of) traceability between ARCADIA LA capability realisation and EULYNX MBSE AL1 use case functional context.....	146
Figure 30: P_UC2.1 sequence diagram from EULYNX MBSE (SysML) reconstructed in ARCADIA	146
Figure 31: An SUS example visualising the mapping presented in the strategy (part 1/2 – from EULYNX Logical Context)	147

Figure 32: An SUS example visualising the mapping presented in the strategy (part 2/2 – from EULYNX Functional Partitioning).....	147
Figure 33: An example visualising the Information Flows mapping. The enumerations are essentially data (types) that can be handled using the Data provision in Capella.....	148
Figure 34: An example visualising the system analysis (data flow) using system-level functions	148
Figure 35: An example showing refinement of functions	149
Figure 36: An example of model-based safety assessment, using Capella.	151

LIST OF TABLES

Table 1: The five basic truth-functional statement operators	60
Table 2: Four basic inference rules	61
Table 3: Inference rules for negation, conjunction, and disjunction	61
Table 4: De Morgan's laws	61
Table 5: Basic inference rule for conditional statements.....	62
Table 6: Inference rule for Reductio ad Absurdum	62
Table 7: Inference rules for universal quantification	62
Table 8: Inference rules for existential quantification	62
Table 9: How formal and semi-formal methods contribute to the RAMS process	71
Table 10: Component overview and responsibilities.....	99
Table 11: State machine inventory with detailed characteristics.....	109
Table 12: State type preservation	111
Table 13: Transition type distribution.....	112
Table 14: Artefact Generation Summary	113
Table 15: Code size distribution	116
Table 16: General comparison between ARCADIA and SysML elements	129
Table 17: ARCADIA elements.....	138
Table 18: EULYNX MBSE elements	139
Table 19: EULYNX MBSE and ARCADIA Mapping.....	140

1 INTRODUCTION

The deliverable 30.1 encompasses three distinct tasks. Among these, Task 30.1.1 involves two technical contributors, DB and NRD, while Tasks 30.1.3 and 30.1.4 are developed and managed by DB. This deliverable builds upon previous initiatives: the automatic transformation of SysML models began in project X2R2 D5.5 [5] and progressed in X2R5 D10.5 [6]. Notable achievements from these stages include the partial transformation of SysML EULYNX specifications [7], including verification capabilities. The primary focus of this deliverable is to enhance these verification capabilities, ranging from theoretical methods to practical implementation.

Task 30.1.1 addresses the fundamental challenge of enabling formal verification for SysML behavioural models used in railway signalling systems. The railway signalling domain represents one of the most safety-critical applications in modern transportation systems, where behavioural correctness is legally mandated under standards such as CENELEC EN 50126 and EN 50716. While SysML state machines provide an expressive formalism for capturing complex behavioural specifications including hierarchical state structures, concurrent regions, and event-driven transitions, SysML models themselves are not directly amenable to formal verification. Task 30.1.1 presents a systematic transformation methodology to bridge this gap, enabling automatic generation of Promela verification models from SysML state machines. Promela serves as the input language for the SPIN model checker, an established tool successfully applied in telecommunications, aerospace, and embedded systems domains, making it suitable for railway signalling verification.

The transformation methodology developed under Task 30.1.1 employs a four-stage pipeline architecture that addresses several specific technical challenges arising from the semantic gap between SysML's specification-oriented modelling paradigm and Promela's verification-oriented execution semantics. These challenges include hierarchical state machine semantics where substates inherit transitions from parent states, guard condition interpretation requiring extraction from various XMI structures, event modelling paradigm mismatch between SysML's abstract events and Promela's message-passing channels, and scalability considerations for model checking. The methodology achieves complete structural preservation of state machine elements while explicitly scoping the work into Phase 1 (structural transformation) and Phase 2 (semantic enrichment), reflecting practical engineering considerations where structural correctness forms the foundation for meaningful semantic verification.

Task 30.1.3 was defined with the objective to investigate procedures for the exchange of EULYNX specification models between modelling tools of different manufacturers and to propose a procedure by means of a prototype. This mandate encompasses several specific requirements: the comparison must be differential rather than absolute, precisely characterising the nature and extent of differences between models; both structural changes and semantic extensions such as national requirements must be detectable; states and transitions receive primary focus as they form the core behavioural specification; and the output must provide actionable information with a verdict supported by evidence enabling human review. The proof of concept demonstrates the feasibility of automated EULYNX model comparison through a working prototype with validated comparison logic, employing semantic model comparison that operates on extracted behavioural content rather than raw XMI representations.

Tasks 30.1.1 and 30.1.3 share a substantial technical foundation and together create a complementary analysis ecosystem for EULYNX SysML specifications. Both tasks operate on SysML state machine specifications exported in XMI format, both employ hierarchical Abstract

Syntax Tree representations as internal data models, and both utilise similar parsing strategies, including flexible element type detection and recursive tree traversal for hierarchical state structures. Task 30.1.1 provides the transformation capability for formal verification using SPIN model checking as shown in Figure 1, while Task 30.1.3 provides the comparison capability for verifying supplier compliance with EULYNX baseline specifications. This complementary relationship enables railway authorities and system integrators to both verify that supplier implementations preserve EULYNX-mandated behaviours and formally verify that the resulting systems satisfy safety and functional requirements through exhaustive state space exploration.




Figure 1: Transformation methodology

In alignment with FP2-R2DATO's overarching goals of digitalisation and automation, the aim is to introduce a comprehensive end-to-end framework for verification and validation. This deliverable utilises the EULYNX subsystem point specification as its input. The expected outputs for these tasks are prototypes accompanied by detailed documentation and a theoretical foundation for the validation of the SysML models. The relevant chapters explore and introduce various tools and frameworks, emphasizing their specific roles in the model transformation and validation processes. Each tool and framework is evaluated for its strengths and weaknesses, followed by an in-depth analysis. Additionally, Task 30.1.4 involves tracing model elements between Capella [8] (ARCADIA methodology [4]) and SysML [3] – specifically, the EULYNX MBSE [2] methodology and the SysML subset used therein. Firstly, mapping of corresponding model elements between Capella and SysML was conducted to understand relationships. Secondly, efforts were expended towards designing a functional granularity concept to manage the abstraction levels between the two. This was essential for mapping complex workflows and constructs between Capella and SysML models. The work was evaluated against SEMP v3 to ensure compliance with ERJU System Pillar [9] guidelines. A bridge to provide a smooth handoff procedure between the ARCADIA and EULYNX MBSE endpoints was proposed for use by the System Pillar in future undertakings.

Despite the differing objectives of each task within Deliverable 30.1, the strategy is to integrate them by focusing on the commonalities in their technical approaches. Both documentation and theoretical foundation are provided, ensuring a cohesive and well-supported outcome, which is this deliverable. The development tracks achieved Technology Readiness Level (TRL) 3, demonstrating proof of concept in a laboratory environment.

1.1 MOTIVATION AND CHALLENGES

Over the past decades, Formal Methods (FMs) have increasingly been explored in the railway signalling domain as a way to strengthen confidence in safety-critical systems. In particular, initiatives such as EULYNX have promoted the standardisation of interfaces between signalling subsystems to enable modular architectures, interoperability, and greater market competition. Within EULYNX, interfaces are typically specified using SysML, which provides a structured and expressive modelling language, but remains semi-formal in nature.

A substantial body of research has shown that formal verification techniques such as model checking and theorem proving can reveal inconsistencies, underspecified behaviour, and safety violations that traditional verification and validation (V&V) processes may overlook. Similarly, model-based testing and automated test case generation (TCG) have demonstrated clear benefits when applied to SysML-based specifications, improving test coverage and enabling earlier detection of specification issues.

One of the toolchains explored in this work utilises concepts from logic programming, term rewriting and related formal specification languages. With reference to the first logic programming language, the “Prolog toolchain” aims at using these concepts in a logic-deductive approach to the transformation and validation of models in the context of design and verification of safety-related systems. This also includes the use of natural deduction as a common, formal basis for the verification of properties satisfied by the models.

Deliverable D30.1 focuses on a simple but crucial question: how to ensure consistency, verifiability and traceability of models that are developed in different tools and at different abstraction levels. Technical integration is not the only goal, but also increased confidence, i.e, the confidence that what is specified is verified and what is finally implemented. This work enables automatic model transformation, formal verification and traceability across methodologies, thereby serving to foster a more robust and efficient engineering process, which is in line with Europe Rail’s long-term railway ambitions.

1.2 OVERVIEW OF THE DELIVERABLE

The deliverable covers four development tracks, split across four different chapters. In addition, the document also contains chapters that provide an introduction, discuss the challenges encountered, recommend immediate and future activities that further enable automated authorisation in the System Pillar, and provide concluding remarks. The entirety of the deliverable is summarised below.

The report begins with general sections that provide context for the work presented in the document. These sections include the executive summary, table of contents, abbreviations and acronyms used in the document, and lists of figures and tables.

The first chapter, titled “Introduction”, then introduces the deliverable briefly, discussing the need for producing this document, the motivation and challenges behind it, any relevant related work, and the overview of the chapters contained within.

The second chapter, titled “The EULYNX Initiative and Methodology”, provides an insight into the EULYNX consortium, initiative, methodology and specifications along with its integration into Europe’s Rail System Pillar.

The third chapter, titled “Reference Model(s)” describes the baselines and versions of EULYNX models and specifications considered in this deliverable.

The fourth chapter lists the platforms, toolchains and technologies used by the various tasks.

The fifth chapter explores the first development track titled “Transformation and Validation of Models by Way of Logic Programming”. It discusses the need for and advantages of formal verification of system models through logic programming. It explores mathematical concepts, including natural deduction, that enable formal verification, and provides three different examples. The chapter also suggests how formal and semi-formal methods can aid the RAMS process.

The sixth chapter contains the second development track titled “SysML to Promela Transformation for Formal Verification”. This chapter considers the theoretical foundations of formal verification, including the contents of the fifth chapter, and thoroughly discusses an example using a SysML specification from EULYNX. The model is transformed into Promela code for formal verification. The implementation architecture, results and recommendations are explored.

The seventh chapter titled “Interoperability of Specification Model Definitions between Tools” explores the third development track. This chapter explores the feasibility of exporting a standard-format file from a model in one tool and importing the same in another. This work is related to chapter six.

The eighth chapter explores the fourth and final development track titled “Bridging ARCADIA and EULYNX MBSE Methodologies”. This chapter addresses the systems engineering gap between System Pillar level 4 and level 5. The dissimilar methodologies used at both these levels are explored and a strategy to link them is presented. Theoretical evaluation, results and recommendations to the System Pillar are included.

The ninth chapter titled “Conclusions” provides closure to the development tracks discussed in this deliverable. Major challenges encountered during the work are addressed, and recommendations for automated authorisation in the System Pillar are included. The concluding remarks consider the results of the individual tasks from their respective development tracks.

The deliverable ends with the References chapter that lists all references used in the document.

Note: Aligning with the grant agreement covering this deliverable, chapters five and six (development tracks one and two) are also referred to as “task 30.1.1”, chapter seven (development track three) as “task 30.1.3” and chapter eight (development track four) as “task 30.1.4”.

2 THE EULYNX INITIATIVE AND METHODOLOGY

EULYNX is a European initiative by currently 20 railway Infrastructure Managers (IMs) with the aim of standardising interfaces and elements of railway signalling systems [10]. These IMs form the EULYNX consortium as shown in Figure 2 below.




Figure 2: Countries and IMs involved in EULYNX [© EULYNX]

The objectives of EULYNX [10] are:

- Develop a modular standardised signalling architecture.
- Define an international standardised signalling system.
- Provide suppliers with precise and unambiguous specification with a focus on interface-centric specifications.
- Reduce the lifecycle cost and the time to market for signalling systems.

EULYNX applies MBSE to generate the model-based requirements of its respective railway signalling subsystems. EULYNX delivers validated specification models. The specification models are executable and therefore can be tested to ensure that the behaviour of the models meets the needs of the stakeholders. These specification models are transferred to the suppliers to manufacture the signalling equipment. By developing the respective specifications, standardising the interfaces of the interlocking core will be possible thereby separating the life cycle of the interlocking core from the field elements. With EULYNX, signalling equipment can be replaced without the need for a complete renewal [10].

2.1 EULYNX SPECIFICATION

EULYNX specifications enables modularity and interoperability of railway interlocking and field elements among various suppliers with the standardisation of interfaces, separation of the life cycle of the interlocking core and the field elements and the modular signalling architecture.

EULYNX through its reference architecture is a key driver in the evolution and innovation of the digital railway system. The technical specifications released by EULYNX are characterized by baseline sets. EULYNX Baseline 1 was published in March 2017, Baseline 2 in December 2017, Baseline 3 Release 1 in 2019 and Baseline 4 Release 2 in June 2023. Baseline 3 laid the foundation for standardised railway signalling interfaces and validation tools while Baseline 4 advanced these efforts by aligning harmonisation and standardisation efforts with the Europe's Rail Joint Undertaking under the EU-Rail System Pillar.

2.1.1 Baseline 3

EULYNX Baseline Set 3 is a comprehensive set of technical specifications for standardising interfaces of railway signalling systems. The EULYNX Consortium, consisting of its international members, published several releases of Baseline Set 3, the last of which was Baseline Set 3 Release 8. Baseline Set 3 covered a wide range of topics including the definition of the EULYNX system, subsystems, adjacent systems, RAMS requirements and the glossary of terms and abbreviations.

As part of its reference SysML model accompanying the specifications, Baseline Set 3 introduced state machines in the EULYNX model for interface validation and simulation, enhancing specification clarity through increased granularity in the respective model-based requirements and validation capabilities. Baseline Set 3 was based on SysML v1.2 for the model-based requirements specification and model-based systems engineering approach. The requirements were documented and stored in DOORS [11].

2.1.2 Baseline 4

EULYNX Baseline Set 4 continued the development based on Baseline Set 3 and introduced functional packages to delimit required functionality scope in tenders and product development. With the publication of Baseline Set 4 Release 2 under the ERJU System Pillar, EULYNX specifications are aligned with the architecture of the Single European Railway Area (SERA).

As part of its reference SysML model accompanying the specifications, Baseline Set 4 is based on SysML v1.6 for the model-based requirements specification and model-based systems engineering approach. Baseline Set 4 introduced proxy ports and SysML signals to model the communication at the SCI interface. As part of the alignment with ERJU System Pillar, the requirements are documented in DOORS and Polarion.

At the time of writing, baseline set 4 release 4 is the latest published trackside asset specification [7].

2.1.3 EULYNX Input Documents

Key documents of EULYNX used as inputs (including for understanding purpose) for this task are as follows:

- EULYNX Modelling Standard Eu.Doc.30
- EULYNX System Definition Eu.Doc.7 [12]

- Generic interface and subsystem requirements Eu.Doc.20
- Generic interface and subsystem requirements for SCI Eu.Doc.119
- Requirements specification for subsystem Point Eu.Doc.36
- Interface definition SCI Eu.Doc.92
- Interface specification SCI-Generic Eu.Doc.93
- Interface specification SCI-P Eu.Doc.38

2.2 EULYNX MBSE

According to INCOSE, Model-Based Systems Engineering (MBSE) is a formalised utilisation of modelling to support SE activities such as system requirements, design, analysis, verification and validation starting with the conceptual design phase and continuing throughout the development and subsequent lifecycle phases [13].

The EULYNX initiative aims to specify EULYNX subsystems and standardise the interfaces (SCI, SMI, SDI) and the interfaces between adjacent systems. Command control and signalling (CCS) systems such as EULYNX subsystems are reactive control systems [14] and most of them safety critical [15]. They are distinguished by the continuous interaction and synchronisation between the system and its surroundings. The EULYNX Architecture Framework consists of an analysis model that describes the overall system architecture and a SysML specification model defining tender requirements of system elements and interfaces. The SysML Specification Model is based on the EULYNX MBSE Specification Framework (MBSE SF – Methodology) which contains the EULYNX AM MBSE process [2]. The AM MBSE, which concentrates on specification tasks to be carried out at the infrastructure manager (IM) side, enables the description of a SUS or a SIUS from various viewpoints capturing various stakeholder concerns and with varying degrees of granularity (different abstraction levels).




Figure 3: Typical control loop of a EULYNX subsystem [© EULYNX]

EULYNX applies MBSE to generate the model-based requirements of its respective railway signalling subsystems. EULYNX delivers validated specification models. The specification models are executable and therefore can be tested to ensure that the behaviour of the models meets the needs of the stakeholders. These specification models are transferred to the suppliers to manufacture the signalling equipment. By developing the respective specifications, standardising the interfaces of the interlocking core will be possible thereby separating the life cycle of the interlocking core from the field elements. With EULYNX, signalling equipment can be replaced without the need for a complete renewal.

- Functional Viewpoint
- Logical Viewpoint
- Technical Viewpoint

Following EN 50126 [16], the AM MBSE consists of three core IM-related abstraction levels (AL) namely:

- AL1: Subsystem/Interface Definition
- AL2: Subsystem/Interface Requirements
- AL3: Apportionment of Subsystem/Interface Requirements

The AM MBSE can also be applied to specify an overall system, which is not the case in EULYNX at the moment. In this case, the abstraction levels are given below:

- AL1: System Definition
- AL2: System Requirements
- AL3: Apportionment of System Requirements

Crosscutting system properties (CSP): Continuous engineering of crosscutting system properties is one of the principles of the EULYNX AM MBSE. This principle intends to establish the ability to consider crosscutting properties of the SUS/SIUS. RAMS, security and real-time properties of the SUS/SIUS are examples of typical crosscutting properties, they must be taken into account in any engineering activity and the respective artefacts. Nearly every process stage in the development lifecycle is impacted by safety, which is often defined as the absence of harm or unacceptable risk. Due to this, safety is not portrayed in a single viewpoint but rather as a qualitative component of the EULYNX AM MBSE that is integrated into several viewpoints and has a crosscutting influence. The complexity of safety-critical railway systems is growing, which makes safety analysis models more difficult. Therefore, it is not reasonable to develop functionality and consider safety in separate tasks. Safety aspects have to be tightly integrated into the development process and its models [2]. The EULYNX MBSE Methodology is shown in Figure 5.




Figure 5: EULYNX MBSE Methodology [© EULYNX]

2.2.5 SysML

The Systems Modelling Language (SysML) is a general-purpose modelling language for systems engineering applications. With SysML, a wide variety of systems and systems-of-system can be specified, analysed, designed, verified and validated. Hardware, software, information, processes, personnel or facilities could comprise these systems. SysML is a facilitator for Model-Based Systems Engineering (MBSE), and since 2006 has been managed by the Object Management Group (OMG) [3].

SysML is based on UML and involves modelling blocks instead of modelling classes, thus providing vocabulary that's more suitable for systems engineering [17]. SysML is an extension of UML and is defined as a UML profile. A UML profile is a UML dialect which in the case of SysML is called the SysML profile that uses the techniques of stereotypes, tagged values, blocks and constraints to tailor UML to SysML. The INCOSE and OMG were joined by industry, modelling tool vendors, universities and organizations to define the systems modelling language SysML.

SysML is an expressive graphical modelling language that facilitates the visualisation and communication of the important aspects of a system's design, such as structure, behaviour, requirements [18]. SysML can be used as the first of the three pillars (Language Pillar) of MBSE. There are nine types of SysML diagrams, as listed in Figure 7, which are divided into three categories, namely structure, behaviour and requirements.




Figure 6: Relationship between SysML and UML and their respective diagrams




Figure 7: SysML Diagrams

3 REFERENCE MODEL(S)

According to ISO/IEC 81346 [19], a reference model provides a common architecture that enables cross-functional teams to collaborate effectively within their workflows. A reference model allows various disciplines to maintain their objectives and processes while still working according to the model which describes the system. Some of the work presented in this document references EULYNX, specifically the EULYNX MBSE methodology and select specifications. As a result, it is deemed prudent to include the EULYNX modelling workflow under this section.

3.1 SysML MODELLING IN EULYNX

SysML makes it possible to generate system specifications in a single language for heterogeneous teams and helps to visualise and simulate the system hardware and software blocks. Knowledge is thereby captured through models stored in an available repository, enhancing communication throughout all teams. In the long term, blocks can be reused as their specifications and models enable suitability assessment for subsequent projects [17]. SysML consists of graphical constructs to represent textual requirements and relate them to the other modelling elements. SysML only uses nine different diagrams, and thus, it is easier to understand, use and apply. Because of its simplicity and easy applicability, SysML has gained more popularity in different fields such as railway aerospace, defence and automotive industries. The following subset of SysML is used in EULYNX:

3.1.1 Block

A “Block” is a modular unit of structure of SysML [17] that is used to define the physical as well as conceptual entities or logical abstraction of a system. A block in SysML is the fundamental structural element. A block can be modelled to represent any kind of entity, whether it exists inside the system of interest or in the external environment of the system [18].




Figure 8: HTB represented by a SysML block

Interface blocks are specialisation blocks of SysML which has no behaviour and SysML provides a different concept for Interface Blocks:

- Ports: Ports are the points at which the external entities can connect to or interact with the block in different or limited ways instead of connecting with it directly.
- Flow Specification: Flow specification uses flow properties to define what can go through blocks, whether it is data, matter or energy.

3.1.2 Port

A port is a type of property that specifically designates a location at the boundary of a structure where external entities can interact with it, either to provide or request a service or to exchange data, matter or energy. Based on the version of SysML, there are different types of ports:

Flow Port (SysML v1.2): A flow port represents the different kinds of data, matter or energy that can flow in or out of a block at an interaction point on the boundary of the block.




Figure 9: IBD of a block containing a proxy port and a flow port

Proxy Port (SysML v1.6): A proxy port represents the external interface of the block that owns it. It represents the section of behavioural and structural attributes of the owning block or its part properties that are accessible to external blocks. A *proxy* port is typed by a specific kind of block called an interface block as described above which is denoted by the `<<interfaceBlock>>` stereotype. An interface block specifies the section of behaviour and structural attributes of a block that are accessible at a particular proxy port.

Figure 10 shows the compartments that show the sub elements of the block. These compartments enable the quick identification of the different properties a block holds. The compartments also assist to see what requirements a block satisfies or checks how different types are related to each other.




Figure 10: Example of an EULYNX SysML block (Baseline 4)




Figure 11: SysML Block Definition Diagram

3.1.3 Block Definition Diagram (BDD/bdd)

The block definition diagram is used to show the relationships between elements, such as blocks and value types which specify the types of items that can exist in an operational system and to show those elements individually. Block definition diagram is a black box representation of the main system along with its composite blocks in a hierarchical way. BDD can include blocks of any type such as hardware or software (Figure 11).




Figure 12: SysML internal block diagram




Figure 13: SysML use case diagram

3.1.4 Internal Block Definition (IBD/ibd)

The internal structure of a single block is specified using the internal block diagram. An ibd especially displays the connections and interfaces between the internal components of a block. IBD provides a white box or an internal view of the system block. It is instantiated from the Block Definition Diagram to represent the final assembly of all blocks within the main system block. Figure 12 illustrates the Internal Block Diagram.

3.1.5 Use Case Diagram (uc)

The use case executed by a system and the actors who invoke and part in them are represented in the use case diagram. A use case diagram is a black-box representation of the services that a system conducts in conjunction with its actors. Use case diagrams are intended to identify the actors and use cases from a usability perspective i.e. actors/system interactions [20]. Figure 13 shows a SysML use case diagram.

3.1.6 Sequence Diagram (seq/sd)

The sequence diagram is used to specify behaviour, with an emphasis on how the operation calls and asynchronous signals are used by block components to interact with each other. Sequence diagrams are frequently used as a thorough design tool to accurately specify a behaviour as an input to the development stage of the system life cycle. Sequence diagrams are also a useful tool for specifying test cases. A sequence diagram provides the interaction between the objects and actors involved in the given scenario as well as the sequence of the messages between the objects and actors to carry out the functionality given in the scenario. Figure 14 shows a SysML sequence diagram.




Figure 14: SysML sequence diagram

3.1.7 State Machine Diagram (stm)

With an emphasis on the set of states of a block and potential transitions between those states in response to event occurrences, the state machine diagram is used to specify behaviour. Similar to a sequence diagram, a state machine diagram rigorously specifies a block's behaviour and can be used as an input during the development stage of the system life cycle. A state machine diagram models the behaviour of systems, providing a way to specify a system lifecycle that its respective subsystems and system states comply with. A lifecycle of system states is a sequence of events that a system goes through during its lifetime in response to the events and the conditions that define the state transitions. Figure 15 shows a SysML state machine diagram.




Figure 15: SysML state machine diagram

3.1.8 Connector

A connector between two properties on an IBD indicates that the two structures will be able to access one another inside a correctly assembled and operational system. The connector can be attached to compatible ports rather than the properties themselves if the two connected properties have ports. Doing this would indicate that the properties are connected at specific locations on their boundaries for interacting with each other.

3.1.9 State

During system operation, a system or a subsystem can exist in a defined set of states.

3.1.10 Transition

A transition represents the change of a state to another state. The change of a state to itself is called a self-transition.

3.1.11 Use Case

A use case is a service, action or behaviour that the system will perform.

3.1.12 Actor

An actor is any external system or person that interacts with the system of interest.

3.1.13 Interaction

An interaction is an emergent behaviour produced when components of a block interact with one another through operation calls and asynchronous signals.

3.1.14 Operation

An operation represents a behaviour that a block performs when called.

3.1.15 Signal

Signal is a model element used to represent data, matter or energy that one component of a system sends to another component typically with the intention of triggering a behaviour on the receiving end. Much like a block, a signal can have attributes. The attributes of a signal represent data that the signal transmits from a client to a target.

3.1.16 Stereotype

A stereotype defines a new type of model element by applying properties, semantics or constraints to an existing model element [18].

4 DESCRIPTION OF TOOLCHAINS AND TECHNOLOGIES

The following list includes, and describes where necessary, the tools and technologies used to produce the work included in this document.

- Formal methods and the mathematics behind it.
- B Method [21] – Used primarily as a reference and input.
- Abstract Syntax Trees (AST) [22] – Used as an input, reference and enabling concept.
- Prolog [23] – A logic programming language.
- Promela (Process Meta Language) [24] – A formal specification language for distributed systems, typically used to verify specification models.
- SPIN – A general tool for verifying the correctness of concurrent software models [25].
- SysML [3] – The semi-formal graphical modelling language.
- XMI [26] – The open standard for exchanging metadata information.
- JSON [27] – The open standard file and data interchange format.
- Python [28] programming language and its libraries – including a suitable IDE.
- ARCADIA MBSE methodology [4] and the open-source tool Capella [8].
- Microsoft Office tools such as MS Excel [29].

5 TRANSFORMATION AND VALIDATION OF MODELS BY WAY OF LOGIC PROGRAMMING

The background and motivation for this development track (hereafter referred to as the “Prolog toolchain”) are the need for a generally applicable and logically well-founded approach to the transformation and validation of models in the context of design and verification of safety-related systems. In such a context, with the potentially hazardous consequences of functional failure, the need for rigid and robust processes is easily recognizable. This favours approaches based on logical deduction, where the validation is allowed to separate between the demonstration of the validity of the arguments/proofs and the verification of the premises. This has several practical implications, such as:

- Verification can concentrate on demonstrating the truth of the premises.
- Validation can concentrate on establishing valid arguments/proofs.
- Assessment can concentrate on the validity of the arguments/proofs and the completeness of the verifications.

The question to be addressed in the following is how a logic-deductive approach to the validation can be supported by logic programming. This includes implementations in the programming language Prolog, either directly or via formal specification languages that can be interpreted in terms of such implementations, in particular languages based on term rewriting. The natural representation and evaluation of terms in these languages makes them especially appropriate for the modelling and transformation of models via abstract syntax trees.

This section first gives a brief overview of related work (subsection 5.1), followed by a discussion on abstract syntax trees (subsection 5.2). This is followed by a discussion on the modelling of finite state machines (subsection 5.3) and their transformation into logic programs (subsection 5.4). The logical basis for logic-deductive approaches is then described through a brief introduction to natural deduction (subsection 5.5). The section is concluded with an overview on how formal and semi-formal methods can contribute to the RAMS-process, including the specific contributions from the toolchain (subsection 5.6).

5.1 THE QUEST FOR AN ADEQUATE VERIFICATION METHOD

It has since long been observed that a method is needed if we want to investigate the truth of something [30]. This observation traces further back to ancient Greek philosophers, especially Aristotle and the Stoics. This is also reflected in the word *verification*, which origins from the Latin words *vērus* (true, real, genuine) and *facere* (make).

The need for a method for investigating truth has been recognized in many scientific and philosophical endeavours, including the use of formal methods within computer science. With such a perspective, formal verification of software attempts to reduce the question of correctness to a question of valid forms of deduction, based on the consistent use of valid deduction rules. This is also the perspective chosen for the present report.

Applied on safety-related software, the use of formal verification naturally focuses on the demonstration of claims concerning the ability of the system under consideration to maintain safety throughout its operational life. This is usually approached by identifying and specifying safety

requirements in the form of safety invariants. The general idea is that the safety invariants specify functional interdependencies that must always be true no matter how the system is used.

The concept of safety invariants is relatively easy to understand if the behaviour of the system can be modelled in terms of states and transitions. By formulating the initial states and all possible state-transforming transitions, the verification of the safety invariants basically reduces to demonstrating that the safety invariants are satisfied in all initial states and in all states generated by arbitrary sequences of transitions. Later in this section it will be shown how this is reflected in different approaches to formal verification.

The use of formal verification for safety-related systems is also reflected in relevant standards, including EN 50128 [31] and EN 50716 [32]. In both standards, the use of formal methods (based on a mathematical approach) is highly recommended for several life cycle activities for SIL 3 and SIL 4 software, including the specification of software requirements and software architecture (for EN 50716 via the recommended techniques for modelling).

A key to successful use of formal methods is to describe the system under verification and the properties to be verified, from different viewpoints and at different grades of abstraction and formalization, in the same formal language or at least in a set of languages that facilitate transformations between them. This is motivated by the possibility to represent and analyse the relations between software and safety requirements in an integrated, seamless manner throughout the lifecycle, from the system definition, via the risk assessment and establishment of safety requirements, followed by the hazard control in the implementation, and up to the safety demonstration related to the validation of the final system. An example is the formalization of safety requirements in the form of invariant relationships between a set of system variables, specified in such a way that they preclude certain cut sets in a fault tree developed from top events at the railway system level.

To support the activities related to the different lifecycle phases, a formal method should be

- *RAMS-related*: It should be possible to use the method in a way that reflects the RAMS process and related subprocesses, activities and techniques.
- *Integrated*: The method should facilitate an integrated, cohesive approach to system definition, risk assessment, hazard control and safety demonstration, preferably by using the same language or a unified set of languages for the different activities.
- *Formalized*: The method itself should be well-defined, preferably including tools that have themselves been formally developed in accordance with the same principles.
- *Verifiable*: The method should provide all information needed for independent verification of generated proofs.
- *Traceable*: It should be possible to trace the safety requirements and their verification forwards and backwards between the hazard identification and the validated system.
- *Efficient*: The method should facilitate automation of the most resource intensive parts of the verification and means for reusing the verification after modifications of the software or for new applications.
- *Applicable*: The method should be possible to use in the specification and verification of real systems within the domain of interest. This includes having the features, expressiveness and scalability needed to support the development and safety demonstration of such systems.

Formal methods have for several decades been recognized and used as an approach to the development and assurance of safety-related software within railways. There are mainly two main approaches that stand out, namely formal software development using formal methods such as the B method [33], and model checking (using e.g. SPIN [34]), the latter often as an element of model-based software development.

In the context of railways, formal methods have primarily been used within signalling. The first applications in this area took place in the early 1990s and involved the use of the B method in the design process. The B method facilitates formal software development using *refinement* and automatic code generation, where the specification is gradually transformed into program code. The various steps are assured through formal proof of the *proof obligations* associated with the various steps. The first industrial application of the B method is considered to be the development of the SACEM system, which was used in the train control of one of the Paris RER's lines [35]. More well-known, however, is its application in the development of the automated line 14 of the Paris metro, where the use of the B method proved to be very effective in identifying and eliminating errors [36]. Experience from the use of the B method on the Paris Metro has been important for the assessment that formal methods can be used in a cost-effective manner in large projects. The method was used on the train control system itself, including automatic train movement and signalling. The purpose of using the method was to achieve error-free software that could be used without diversity. Part of the project was to industrialize the method.

The use of the B method in formal software development mainly consists of the following two steps:

1. Establishment of an abstract, formal model of the informal requirements of the software.
2. Gradual transformation of the abstract model into a concrete model that is ready for translation into program code.

For both the abstract and the concrete model, automatic and interactive proof of properties of the models is used. The strategy is to use interactive evidence for the lemmas that are not proven automatically. The connection to RAMS takes place through independent verification and validation of the abstract model, interfaces between the B-models and other parts produced conventionally, the mathematical rules used, and the translation of the specific models into program code, as well as the use of functional testing.

An alternative to formal software development à la the B method is so-called model-based software development. The idea here is to use modelling techniques in different parts of the development process, preferably combined with automatic code generation, automatic generation of test cases, etc. A relevant notation for model-based software development is the state diagrams within UML and SysML, based on Statecharts [37]. However, the methods used cannot be fully considered formal methods, as they lack formal semantics and thus allow for models that do not have the same degree of precision and ambiguity as formal specifications. Methods for model-based software development are therefore often referred to as *semi-formal* methods.

Within the literature, the use of formal methods for railway applications is often based on so-called *model checking*, with techniques such as NuSMV [38] and SPIN [34]. Based on a final state model of the system in question and a formalized description of the property to be investigated, the model checking provides an automatic check of the validity of this property for the specified model, in the sense of verifying the property if it is satisfied by the model. The logic used to specify the property is usually a form of temporal logic, which extends ordinary propositional logic with structures that make it possible to reason over changes in state. If an attempt to verify the property is unsuccessful, the

results are used to formulate counterexamples. One of the biggest challenges when using model checking is to limit the algorithms to avoid state explosion. Much of the academic literature has focused on the development of techniques to deal with this problem.

5.2 ABSTRACT SYNTAX TREES

An abstract syntax tree (AST) is a representation of the structure of a given text in some formal language, usually a programming language or a specification language. By abstracting away details of the concrete syntax, the essential contents of the text are represented in a form that facilitates analysis and transformation. This can be utilized in the development of compilers and tools for the given languages, as well as translators between different languages.

5.2.1 Representing Models as Abstract Syntax Trees

Due to their versatility, ASTs can be utilized also for the representation, analysis and transformation of models in some modelling language. Even if the syntactical rules of a modelling language might not be as evident as for a programming language, it is usually meaningful to ask if a given model is “allowed” with the given modelling approach (the “well-formedness” of the model). This does not mean that the model makes sense in all respects (the “semantics” of the model), but this can also be said of texts in more conventional languages. Analogously to statements in a conventional language, the semantics of a well-formed model can be understood as the abstract artefact contained by the model, i.e. what the model expresses.

Representing a model as an AST is about constructing a tree consisting of nodes that correspond to the different syntactic elements present in the model. An illustrative example is the simple state machine represented algebraically in Section 5.3.2, where the AST takes the form of a “ground” term of the type of interest and is traversed by way of recursion over the term structure. The resulting AST is in this sense a “model of the model”, where the different parts signify parts of the model represented. Details of the original model that are not essential for representing the structure and contents of the model are effectively abstracted away. Examples of such details are aspects of layout of no significance to the abstract artefact contained by the model, such as font, colour, position of graphical elements (independent of topology), etc.

Similarly to models in general, the AST has a specific purpose. Analogously to how the original model represents certain aspects of reality, the AST represents aspects of the model of relevance to further manipulation and analysis. ASTs form data structures that are well suited not only for compilation of programs within a given programming language, but also more generally for transformation between models using different modelling approaches. This is due to their relevance for meta-modelling of domain-specific languages, their flexibility for the structural representation of languages in general, their versatility with respect to the representation of the intermediate steps in the transformation, etc.

With logic programming the ASTs can conveniently be represented as terms, where each term and subterm represents a node in the AST. The manipulation and analysis of the AST can then be programmed by means of predicates operating on the terms. Since the complete AST and each subtree are represented as single terms, a recursive approach to the programming comes naturally.

5.2.2 Analysing Models as Abstract Syntax Trees

Given a suitable AST representation of a model, further analysis of the model can be performed by analysing the AST. Obviously, the scope of the analysis is constrained by the aspects represented. Since these aspects cover the essential structure and contents of the model, these limitations will however be adequate for our purpose.

The analysis of the AST can cover both structural and behavioural aspects of the model. While the analysis of the structural aspects concerns the static properties of the model, the analysis of its behavioural aspects concerns the dynamic properties of the model when “executed”. In the latter case, the analysis presupposes a semantics that not necessarily is explicitly represented in the model.

By analysing the AST representation of a model, many other aspects than its basic structure and contents can be revealed. While this apparently contradicts the fact that the AST represents the (abstract) syntax of the model, it is understood that the specification of the analysis must reflect the intended semantics of the model. This becomes meaningful when considering the analysis of ASTs representing models of real-life dynamic systems with respect to particular system requirements (intended dynamic properties of these systems).

With logic programming, the analysis can be programmed by defining predicates that reflect how the model “evolves” dynamically, while maintaining its static properties. This can be done by defining what constitutes the “state” of the system and represent this state as a term, along with the term representing the AST. The predicates thus defined basically take these two terms as input arguments and returns a third term representing the result of the analysis, such as the set of possible next states, the set of all possible future states, the possibility of deadlock, the maintenance of a safety invariant, etc.

5.2.3 Transforming Models via Abstract Syntax Trees

Given the wide variety of modelling approaches, there are potentially many reasons why it might be desirable to transform a model. Within the same approach, transformation might be needed to present the model from a different perspective, decompose the model into its different submodels, compose more complex models by iteratively adding new elements, etc. Transformation of models between different modelling approaches might be needed to facilitate their combination, provide a model that is more suitable for the analysis, implement the model in some programming language, etc.

The transformation of models via ASTs is about using the AST representations for the source and target language, possibly the same language, to facilitate the transformation. Instead of performing the transformation directly between the two modelling approaches, the transformation goes through the following three steps:

1. Establish the AST of the source model.
2. Transform the AST of the source model to the corresponding AST of the target model.
3. Implement the AST of the target model.

The rationale for transforming the models via their ASTs is partly that the transformation becomes simpler and partly that parts of the transformation can be reused for other combinations of source and target approaches. Given that the generation of the AST and the reverse generation of the model

are already in place for the two approaches, what becomes specific for each new combination is the transformation between the ASTs of the two models (step 2).

With logic programming, the transformation between ASTs can be programmed by defining predicates that take the term representing the AST of the source model as input argument and returns the term representing the AST of the target model. As before, the program follows the recursive style facilitated by the representation of the ASTs as terms reflecting the structure of the ASTs. By separating this transformation from the generation and implementation of the ASTs, the transformation can be done independently from the (representation of) the concrete syntax of the models.

5.3 STATE MACHINES

In this section, the concept of ASTs is applied in the algebraic specification and corresponding Prolog representation of finite state machines. In both cases, the ASTs consist of terms built up by composition of functions representing basic set theoretic concepts.

The purpose of finite state machines is to describe and analyse the control aspects of a system. This complements the description and analysis of the data and data flows associated to functions processed by the system. Both parts, i.e. functions/data and control, are essential parts of systems in general, but are usually modelled with different techniques. As with modelling in general, the choice of technique is guided by the aspects to be modelled.

Finite state machines have since long been a favourite technique for modelling the control aspects of a system. As suggested in the previous paragraph, their relevance must be assessed in this regard, and not for the modelling of other system aspects. For other aspects, other techniques might be more relevant, such as the use of algebraic techniques for modelling of abstract data types.

5.3.1 Basic state machines

Basically, a Finite State Machine (FSM) consists of

- a finite set of states, Q ;
- a finite set of inputs, I ; and
- a (usually partial) transition function $t: Q \times I \rightarrow Q$.

The inputs typically represent external events but can also represent e.g. strings of characters input to a system (like in lexical or syntactical analysis).

Based on this definition, an FSM can be visualized graphically as a graph consisting of nodes representing the states and labelled arcs partially connecting these nodes. By additionally indicating the initial and final states, the graph shows intuitively how the system can move from one state to another, until its operation possibly terminates in a finite state. A simple example of a basic FSM is given in Figure 16 (From [39]).




Figure 16. A simple example of a finite state machine

The machine can be described mathematically as follows:

- $Q = \{q0, q1, q2, q3\}$
- $I = \{a, b, c\}$
- $t = \{(q0, a), q1), ((q1, a), q2), ((q1, b), q3), ((q2, b), q3), ((q3, c), q0)\}$

Simple textbook examples of FSMs typically include lamp switches, alarm systems, temperature and pressure control, etc. These are systems that can be modelled and visualised intuitively with just a few states and transitions. For more complex systems, the relative advantages of graphical visualisation tend to decrease, especially if the systems contain parallel or concurrent activities. In such cases, the state of the system might be represented more adequately in terms of sets of marked places. For such systems, Petri nets might be a better choice than FSM, both with respect to the compactness of the model and to how well it reflects the actual system (real or imaginary).

In any case, the graphical visualization of the models is important primarily for communication purposes and should be assessed accordingly. This is certainly important, especially with respect to the validation of the models and, indirectly, of the control aspects of the system. To facilitate the verification, however, the analysis of the models should preferably be supported by automated techniques. This is important both because of complexity and the need for rigidity. For this purpose, more formal representations are needed, either in terms of computer programs or more basically in terms of logic or algebra. In the following, this is illustrated in terms of algebraic specification, which here might constitute a step in the implementation in logic programming. The close relationship between these two ways of representing state machines is due to the fact that abstract syntax trees can be represented in exactly the same way in the two notations.

5.3.2 Algebraic Specification of State Machines

To introduce the representation of FSMs in algebraic specification, recall that an FSM basically consists of a finite set of states, a finite set of inputs, and a transition function from pairs of states and inputs to states. Given that

- all states are connected to at least one transition,
- the states and inputs are represented by the primitive types `STATE` and `INPUT`, respectively,
- sets of any type are represented by `SET ( _ )`,
- pairs of any two types are represented by the type `PAIR ( _ , _ )`, and
- partial functions are represented by the type `FUN ( _ , _ )`,

basic FSMs can be represented as elements of type `FUN (PAIR (STATE, INPUT) , STATE)` :

type FSM is FUN (PAIR (STATE, INPUT), STATE)

An FSM can hence be represented by a term of this type, such as the following term representing the machine above:

```
ins (ins (ins (ins (ins (emp, pr (pr (q0, a), q1)),
                                pr (pr (q1, a), q2)),
                                pr (pr (q1, b), q3)),
                                pr (pr (q2, b), q3)),
                                pr (pr (q3, c), q0))
```

where `emp`, `ins`, and `pr` represent the empty set, set insertion, and pairs, respectively, and are declared (using formal type parameters `ITEM`, `A`, and `B`):

```
emp: -> SET (ITEM)
ins: SET (ITEM) x ITEM -> SET
pr: A x B -> PAIR (A, B)
```

For the more general case, allowing states that are not necessarily connected to a transition, the states must be represented explicitly. This can be done e.g. by specifying `FSM` as

type FSM is PAIR (SET (STATE), FUN (PAIR (STATE, INPUT), STATE))

or alternatively by introducing a generator specifically for `FSM`:

type FSM

generators

```
fsm: SET (STATE) x FUN (PAIR (STATE, INPUT), STATE) -> FSM
```

Several functions for the analysis and transformation of FSMs can be defined, as shown in the following (for simplicity, the first representation of FSMs is used).

States and inputs

The states of a given FSM can be retrieved by the function `states`, declared

```
states: FSM -> SET (STATE)
```

and defined

```
states(F) == union(dom(dom(F)), ran(F)).
```

where the functions `union`, `dom`, and `ran` represent set union, relational domain, and relational range, respectively, and are declared (using formal type parameters `ITEM`, `X`, and `Y`)

```
union: SET (ITEM) **2 -> SET (ITEM)
dom: REL (X, Y) -> SET (X)
ran: REL (X, Y) -> SET (Y)
```

Similarly, retrieving the inputs can be specified with the function `inputs`, declared

```
inputs: FSM -> SET (INPUT)
```

and defined

```
inputs(F) == ran(dom(F)).
```

Next states

Finding the next state, given a state and input, can be specified with the function `next`, declared

```
next: FSM x STATE x INPUT -> STATE
```

and defined

```
next(F,S,I) ==
  if pr(S,I)?dom(F)
  then apl(F,pr(S,I))
  else S
  endif.
```

where `?` and `apl` represent set membership and functional application, respectively, and are declared (using formal type parameters, `ITEM`, `X`, and `Y`)

```
_?: ITEM x SET(ITEM) -> BOOL
apl: FUN(X,Y) x X -> Y
```

Finding the next possible states from a given state can be specified with the function `possible_next_states`, declared

```
possible_next_states: FSM x SET(STATE) -> SET(STATE)
```

and defined

```
possible_next_states(F,S) == ran(dr(dr(S,dom(F)),F)).
```

Where `dr` represents relational domain restriction, declared (using formal type parameters `X` and `Y`)

```
dr: SET(X) x REL(X,Y) -> REL(X,Y)
```

Reachable states

Finding all reachable states from a given state can be specified with the function `reachable_states`, declared

```
reachable_states: FSM x SET(STATE) -> SET(STATE)
```

and defined

```
reachable_states(F,S) == reachable_states_iter(F,S,emp).
```

The latter function is declared

```
reachable_states_iter: FSM x SET(STATE)**2 -> SET(STATE)
```

and defined

```
reachable_states_iter(F,emp,R) == R.
reachable_states_iter(F,ins(S,Q),R) ==
  P is possible_next_states(F,ins(S,Q))
  in reachable_states_iter(F,P\R,union(P\R,R)).
```

where `\` represents set subtraction and is declared (using formal type parameter `ITEM`)

```
_\: SET(ITEM)**2 -> SET(ITEM)
```

The construct “is ... in” denotes the syntactic substitution of the first term in the second term.

Finding all states that can reach a given state can be specified with the function `reaching_states`, declared

```
reaching_states: FSM x STATE -> SET(STATE)
```

and defined

```
reaching_states(F,Q) == reaching_states_iter(F,Q,dom(dom(F))).
```

where the latter function is declared

```
reaching_states_iter: FSM x STATE x SET(STATE) -> SET(STATE)
```

and defined

```
reaching_states_iter(F,Q,emp) == emp.
reaching_states_iter(F,Q,ins(S,T)) ==
  P is reaching_states_iter(F,Q,S)
  in if Q?reachable_states(F,ins(emp,T))
    then ins(P,T)
    else P
  endif.
```

Sequences of states

The sequence of states given a sequence of inputs can be specified by using the generic type `SEQ(_)` for sequences of any type of elements. By instantiating this type for types of elements of types `INPUT` and `STATE`, finding the sequence of states can be specified with the function `sequence`, declared

```
sequence: FSM x STATE x SEQ(INPUT) -> SEQ(STATE)
```

and defined

```
sequence(F,Q,null) == null.
sequence(F,Q,add(I,R)) ==
  if pr(Q,I)?dom(F)
  then P is apl(F,pr(Q,I))
    in add(P,sequence(F,P,R))
  else sequence(F,Q,R)
  endif.
```

where `add` represents the appending of an element to the front of a sequence and is declared (using formal type parameter `ITEM`)

```
add: ITEM x SEQ(ITEM) -> SEQ(ITEM)
```

The latter function can be utilized for e.g. for checking whether a given string of input symbols is acceptable, here in the sense of leaving the machine in a given (final) state when initiated from a given (initial) state (alternatively generalized to sets of final states). This can be specified with the function `acceptable`, declared

```
acceptable: FSM x STATE**2 x SEQ(INPUT) -> BOOL
```

and defined

```
acceptable(F,Q,P,I) == P=last(sequence(F,Q,I)).
```

where `last` returns the last element in a given sequence and is declared (using formal type parameter `ITEM`)

```
last: SEQ(ITEM) -> ITEM
```

5.3.3 Implementation in Prolog

The above functions can be implemented directly in Prolog, or as here, translated automatically from the given specification (note that some renaming might be necessary to avoid naming conflicts with built-in Prolog predicates):

```
states(A, E) :- !,
    dom(A, B),
    dom(B, C),
    ran(A, D),
    union(C, D, E), !.
```

```
inputs(A, C) :- !,
    dom(A, B),
    ran(B, C), !.
```

```
next(A, B, C, E) :- !,
    (    dom(A, D),
        ?(pr(B, C), D, true)
    ->   apl(A, pr(B, C), E)
    ;    E=B
    ), !.
```

```
possible_next_states(A, B, F) :- !,
    dom(A, C),
    dr(B, C, D),
    dr(D, A, E),
    ran(E, F), !.
```

```
reachable_states(A, B, C) :- !,
    reachable_states_iter(A, B, emp, C), !.
```

```
reachable_states_iter(_, emp, B, A) :- !,
    A=B, !.
```

```
reachable_states_iter(A, ins(B, C), E, I) :- !,  
    possible_next_states(A, ins(B, C), D),  
    \ (D, E, G),  
    \ (D, E, F),  
    union(F, E, H),  
    reachable_states_iter(A, G, H, I), !.
```

```
reaching_states(A, C, E) :- !,  
    dom(A, B),  
    dom(B, D),  
    reaching_states_iter(A, C, D, E), !.
```

```
reaching_states_iter(_, _, emp, A) :- !,  
    A=emp, !.
```

```
reaching_states_iter(A, B, ins(C, D), F) :- !,  
    reaching_states_iter(A, B, C, G),  
    (    reachable_states(A, ins(emp, D), E),  
        ?(B, E, true)  
    ->   F=ins(G, D)  
    ;    F=G  
    ), !.
```

```
sequence(_, _, null, A) :- !,  
    A=null, !.
```

```
sequence(A, B, add(C, F), G) :- !,  
    (    dom(A, D),  
        ?(pr(B, C), D, true)  
    ->   apl(A, pr(B, C), E),  
        sequence(A, E, F, H),  
        G=add(E, H)  
    ;    sequence(A, B, F, G)  
    ), !.
```

```
acceptable(B, C, A, D, H) :- !,  
    F=A,
```

```
sequence(B, C, D, E),
last(E, G),
(   F=G
->  H=true
;   H=false
), !.
```

5.3.4 Augmented State Machines

Finite state machines can be augmented in several ways, as illustrated in the following.

One possible extension is that of output signals, which involves extending the basic definition with a finite set of inputs, O ; and a modified transition function $t: Q \times I \rightarrow Q \times O$.

This gives the following modified heading of the specification of FSM:

```
type FSM is FUN( PAIR(STATE, INPUT), PAIR(STATE, OUTPUT) )
```

The functions introduced about can be kept as is or with minor modification. The introduction of outputs however makes possible some new analyses, like finding the sequence of outputs produced by a given sequence of inputs. This can be specified with the function `sequence_of_outputs`, declared

```
sequence_of_outputs: FSM x STATE x SEQ(INPUT) -> SEQ(OUTPUT)
```

and defined

```
sequence_of_outputs(F,Q,null) == null.
sequence_of_outputs(F,Q,add(I,R)) ==
  if pr(Q,I)?dom(F)
  then P is apl(F,pr(Q,I))
    in add(snd(P),sequence_of_outputs(F,fst(P),R))
  else sequence_of_outputs(F,Q,R)
endif.
```

where `fst` and `snd` represent the project functions returning of the first and second element of a pair, respectively.

Other possible extensions include the addition of actions and guards. These extensions require however that a language for data processing is defined. This is not pursued further in this section.

5.4 TRANSFORMATION OF FINITE STATE MACHINES INTO LOGIC PROGRAMS

In this section, it will be demonstrated how individual finite state machines can be transformed into logic programs via algebraic specifications. This differs from the more generic approach described in the previous section. The basic approach will be explained by means of examples illustrating the different aspects in a stepwise fashion. Several possible extensions of the basic approach can be illustrated in the same manner. The examples are drawn from the Modelling Standard of the EULYNX initiative [2].

5.4.1 First Example: Switch on the Light Time-Limited

Consider first the simple state machine in Eu.ModSt.2088, specifying the stimulus-response behaviour of the UseCase "SysUC1.1: Switch on the light time-limited", see Figure 17.




Figure 17. Switch on the light time-limited

The first step of the approach is to identify and represent the states. In this case, only two states are included, in addition to the initial state. The two states are named ON and OFF, both of which are at the same system level (there are no subsystems in the model). The states can be specified in terms of a type `SYSTEM` with one generator for each state. To facilitate the use of predicates instead of equalities, the specification is extended with two functions returning `true` or `false` in the obvious way:

```

type STATE
generators
    state_OFF, state_ON: -> STATE
functions
    is_state_OFF, is_state_ON: STATE -> BOOL
definitions
    is_state_OFF(state_OFF) == true.
    is_state_OFF(state_ON) == false.
    is_state_ON(state_OFF) == false.
    is_state_ON(state_ON) == true.
end
  
```

The example machine also involves simple data processing in terms of two assignments representing the switching of the light on or off. Since the state machine uses two distinct variables, the specification of the data processing would basically use two different variables. In this case, however, the two assignments can alternatively be specified to operate on the same data, i.e. in terms of a Boolean variable that is set to `true` (`false`) when the light is switched on (off). This can be specified in terms of the specification of a type `DATA`, as follows:

```

type DATA
generators
  
```

```

data: BOOL -> DATA

functions

init_DATA: -> DATA

effect_Switch_Light_On, effect_Switch_Light_Off: -> DATA

definitions

init_DATA == data(false).

effect_Switch_Light_On == data(true).

effect_Switch_Light_Off == data(false).

end

```

The state of the machine can be represented as a pair of terms of types `STATE` and `DATA`. For this purpose, the generic type `PAIR` is used:

```

type PAIR(A,B)

generators

pr: A x B -> PAIR

selectors

fst, snd

end

```

By way of example, the state resulting from the initialization of the machine, followed by switching the light on, is represented by the term `pr(state_ON, data(true))`.

The state machine itself can now be specified as follows:

```

type FSM

generators

init: -> FSM

when_Button_Pressed, after_t_Light_On: FSM -> FSM

functions

state: FSM -> PAIR(STATE, DATA)

definitions

state(init) == pr(state_OFF, init_DATA).

state(when_Button_Pressed(F)) ==
  S is state(F) in
    if is_state_OFF(fst(S))
    then pr(state_ON, effect_Switch_Light_On)
    else S
    endif.

state(after_t_Light_On(F)) ==
  S is state(F) in
    if is_state_ON(fst(S))

```

```

        then pr(state_OFF,effect_Switch_Light_Off)
        else S
        endif.
end

```

The sequence of transitions resulting from initializing the machine, pressing the button and then waiting until the time the light is allowed to be on expires, is represented by the term

```
state(after_t_Light_On(when_Button_Pressed(init)))
```

which evaluates to

```
pr(state_OFF,data(false))
```

The specifications can be transformed into Prolog as follows:

- The generators are used as is.
- The functions are replaced by predicates with an additional argument holding the functional values.
- Cuts are added to prevent unintended backtracking.

This results in the following automatically generated Prolog clauses for the type `FSM` (the clauses for the other types are not shown):

```

state(init, A) :- !,
    init_DATA(B),
    A=pr(state_OFF, B), !.
state(when_Button_Pressed(A), D) :- !,
    state(A, B),
    (   fst(B, C),
        is_state_OFF(C, true)
    ->  effect_Switch_Light_On(E),
        D=pr(state_ON, E)
    ;   D=B
    ), !.
state(after_t_Light_On(A), D) :- !,
    state(A, B),
    (   fst(B, C),
        is_state_ON(C, true)
    ->  effect_Switch_Light_Off(E),
        D=pr(state_OFF, E)
    ;   D=B
    ), !.

```

By way of example, the term

```
state(after_t_Light_On(when_Button_Pressed(init)))
```

is evaluated Prolog as follows:

```
?- state(after_t_Light_On(when_Button_Pressed(init)),S)
S = pr(state_OFF, data(false))
```

5.4.2 Second Example: Observing Luminosity

As another example, consider the state machine in Eu.ModSt.7569, where one of the states is specified in terms of a subsystem, see Figure 18.




Figure 18. Observing luminosity

The state NO_OPERATING_VOLTAGE can be specified with the following generator of type STATE:

```
state_NO_OPERATING_VOLTAGE: -> STATE
```

For the state OBSERVING_LUMINOSITY, one must take into consideration that it has substates. This can be handled by introducing a separate type for these:

```

type STATE_OBSERVING_LUMINOSITY
generators
    state_WAITING, state_DAY, state_NIGHT: -> STATE_OBSERVING_LUMINOSITY
functions
    is_state_WAITING, is_state_DAY, is_state_NIGHT: STATE_OBSERVING_LUMINOSITY -> BOOL
definitions
    is_state_WAITING(state_WAITING) == true.
    ...
    is_state_NIGHT(state_NIGHT) == true.
end

```

The state OBSERVING_LUMINOSITY can now be specified with the following generator:

```
state_OBSERVING_LUMINOSITY: STATE_OBSERVING_LUMINOSITY -> STATE
```

which gives the following specification of STATE:

```

type STATE
generators
    state_NO_OPERATING_VOLTAGE: -> STATE

```

```

state_OBSERVING_LUMINOSITY: STATE_OBSERVING_LUMINOSITY -> STATE

functions

  is_state_NO_OPERATING_VOLTAGE,
  ...
  is_substate_NIGHT: STATE -> BOOL

definitions

  is_state_NO_OPERATING_VOLTAGE(state_NO_OPERATING_VOLTAGE) == true.
  is_state_NO_OPERATING_VOLTAGE(state_OBSERVING_LUMINOSITY(_)) == false.
  ...
  is_substate_NIGHT(state_NO_OPERATING_VOLTAGE) == false.
  is_substate_NIGHT(state_OBSERVING_LUMINOSITY(S)) == is_state_NIGHT(S).

end

```

Since the data processed by the state machine consists of one variable only, a possible specification of the type DATA is in terms of the possible values of this variable:

```

type DATA

generators

  unobserved, day, night: -> DATA

end

```

As before, the state machine itself is specified recursively based on the events:

```

type FSM

generators

  init: -> FSM

  when_d51in_EST_EfeS_State_is_BOOTING,
  ...
  when_D9in_Sensed_Luminosity_is_Night: FSM -> FSM

functions

  state: FSM -> PAIR(STATE, DATA)

definitions

  state(init) == pr(state_NO_OPERATING_VOLTAGE, unobserved).
  state(when_d51in_EST_EfeS_State_is_BOOTING(F)) ==
    S is state(F) in
    P is fst(S) in
    D is snd(S) in
    if or(is_state_NO_OPERATING_VOLTAGE(P),
          is_substate_DAY(P),
          is_substate_NIGHT(P))
    then pr(state_OBSERVING_LUMINOSITY(state_WAITING), D)

```

```

        else S
        endif.

...
state(when_D9in_Sensed_Luminosity_is_Night(F)) ==
    S is state(F) in
    P is fst(S) in
        if or(is_substate_WAITING(P),
            is_substate_DAY(P))
        then pr(state_OBSERVING_LUMINOSITY(state_NIGHT),night)
        else S
        endif.
end

```

The state resulting from booting the system, followed by sensing night, is represented by the term
`state(when_D9in_Sensed_Luminosity_is_Night(when_d5lin_EST_EfeS_State_is_BOOTING(init)))`
 which evaluates to

```
pr(state_OBSERVING_LUMINOSITY(state_DAY),night)
```

The specification of type STATE can be transformed to the following Prolog clauses:

```

state(init, A) :- !,
    A=pr(state_NO_OPERATING_VOLTAGE, unobserved), !.
state(when_d5lin_EST_EfeS_State_is_BOOTING(A), D) :- !,
    state(A, B),
    fst(B, C),
    snd(B, E),
    ( is_state_NO_OPERATING_VOLTAGE(C, true)
    -> D=pr(state_OBSERVING_LUMINOSITY(state_WAITING), E)
    ; is_substate_DAY(C, true)
    -> D=pr(state_OBSERVING_LUMINOSITY(state_WAITING), E)
    ; is_substate_NIGHT(C, true)
    -> D=pr(state_OBSERVING_LUMINOSITY(state_WAITING), E)
    ; D=B
    ), !.

...
state(when_D9in_Sensed_Luminosity_is_Night(A), D) :- !,
    state(A, B),
    fst(B, C),
    ( is_substate_WAITING(C, true)
    -> D=pr(state_OBSERVING_LUMINOSITY(state_NIGHT), night)

```

```

;   is_substate_DAY(C, true)

-> D=pr(state_OBSERVING_LUMINOSITY(state_NIGHT), night)

;   D=B

), !.

```

5.4.3 Third Example: Transition Notation

As a third example, consider the state machine in Eu.ModSt.7626, see Figure 19.




Figure 19. Transition notation

In contrast to the previous two examples, the actual data processing is not shown (except from the naming of the effects associated to some of the events). The example shows however another feature of state machines, viz. the use of guards.

The three states ST1, ST2 and ST3, and the final state, can be specified as follows:

```

type STATE
generators
    state_ST1, state_ST2, state_ST3, state_FINAL: -> STATE
functions
    is_state_ST1, is_state_ST2, is_state_ST3: STATE -> BOOL
definitions
    is_state_ST1(state_ST1) == true.
    ...
    is_state_ST3(state_FINAL) == false.
end

```

Without any information about the data processed, the specification of the type `DATA` is limited to a name for the type and the declaration of associated functions, without any generators. The functions include one function for the initialization of the data, three functions for the guards, and five functions for the effects:

```

type DATA
functions
    init_DATA: -> DATA
    guard1, guard2, guard3: DATA -> BOOL
    effect1, effect2, effect3, effect4, effect5: DATA -> DATA
end

```

Even without the generators and definitions for the type `DATA`, it is possible to provide a complete specification of the state machine itself. The four events indicated in the model suggest the following declarative part of the specification:

```

type FSM
generators
    init: -> FSM
    event1, event2, event3, event4: FSM -> FSM
functions
    state: FSM -> PAIR(STATE, DATA)

```

It is illustrative to introduce the definition of `state` step by step. At its initialization, the machine moves to state `ST1` with the initial set of data:

```
state(init) == pr(state_ST1, init_DATA).
```

Event2 is relatively simple to specify, since it has no guard and always leaves the machine in state `ST1`. The only condition to check is therefore that the current state in fact is `ST1`. This gives the following equation, where the transition involves the execution of `effect2`, applied on the data in the current state of the machine:

```

state(event2(F)) ==
    S is state(F) in
        if is_state_ST1(fst(S))
            then pr(state_ST1, effect2(D))
        else S
    endif.

```

With event1, the machine potentially moves from state `ST1` to state `ST2`. The two conditions for the transition to happen are that the current state is `ST1` and that `guard1` evaluates to true when applied on the data in this state. This gives the following tentative equation:

```

state(event1(F)) ==
    S is state(F) in
        P is fst(S) in

```

```

D is snd(S) in
  if and(is_state_ST1(P), guard1(D))
  then ...
  else S
  endif.

```

The transition involves the execution of effect1 followed by the execution of effect2. Since the result of these executions might be that guard3 is satisfied, thereby forcing a transition to ST3, the then-part tentatively becomes

```

then E is effect3(effect1(D)) in
  if guard3(E)
  then ...
  else ...
  endif

```

At the exit from ST2, effect5 must in any case be executed, which gives the following then-branch:

```

then pr(state_ST3, effect5(E))

```

If guard3 is not satisfied, the machine stays in state ST2:

```

else pr(state_ST2, E)

```

A possible future transition to state ST3 can happen only after the internal event3 has caused the data to be modified through event3 and the execution of effect4.

The specification of event3 is almost identical, but has a different current state, guard and effect:

```

state(event3(F)) ==
...
  if and(is_state_ST2(P), guard2(D))
  then E is effect4(D) in
  ...

```

Finally, event4 involves a transition from state ST2 or ST3, depending on which is the current state:

```

state(event4(F)) ==
  S is state(F) in
  P is fst(S) in
  D is snd(S) in
    if is_state_ST3(P)
    then pr(state_FINAL, D)
    else if is_state_ST2(P)
      then pr(state_FINAL, effect5(D))
      else S
    endif
  endif.

```

Note that the function `STATE` could be defined even if only the declarations of the functions in the other specifications were given. For the evaluation of terms of type `STATE`, it is useful if undefined terms are returned as is, i.e. using the terms themselves as their value, and covering all logical combinations of the undefined predicates encountered. The evaluation of the term

```
P: state(event1(event2(init)))
```

can in this way be split into the following cases

Case

```
guard1(effect2(init_DATA))=true,
guard3(effect3(effect1(effect2(init_DATA))))=false
P is pr(state_ST2,effect3(effect1(effect2(init_DATA))))
```

Case

```
guard3(effect3(effect1(effect2(init_DATA))))=true,
guard1(effect2(init_DATA))=true
P is pr(state_ST3,effect5(effect3(effect1(effect2(init_DATA)))))
```

Case

```
guard1(effect2(init_DATA))=false
P is pr(state_ST1,effect2(init_DATA))
```

Since the generators and definitions of the type `DATA` has been left out, the current specification can be considered a generic specification for all possible implementations of the machine. Accordingly, such implementations can be specified as mere extensions of the current specification. By way of example, consider the following possible implementation:

- The data consists of four Boolean variables, named `st1_odd`, `st1_mult`, `st2_odd`, and `st2_mult`, representing whether
 - the machine has returned to state ST1 an odd number of times,
 - the machine has returned to state ST1 more than once,
 - the machine has taken the internal transition in state ST2 an odd number of times, and
 - the machine has taken the internal transition in state ST2 more than once.
- The transition from state ST1 to state ST2 can occur only if the machine has returned to state ST1 an odd number of times,
- The transition from state ST2 to ST3 can occur only if the machine has returned to state ST1 more than once and taken the internal transition in state ST2 an even number of times and more than once.

The data can be represented by the following generator and selectors:

generators

```
data: BOOL**4 -> DATA
```

selectors

```
st1_odd, st1_mult, st2_odd, st2_mult
```

Using these selectors, the guards can be specified as follows:

```
guard1(D) == st1_odd(D) .
guard2(D) == not(guard3(D)) .
guard3(D) == and(st1_mult(D), not(st2_odd(D)), st2_mult(D)) .
```

Finally, the description of the selectors gives the following definitions for the initial data and the effects:

```
init_DATA == data(false, false, false, false) .
effect1(D) == D .
effect2(D) ==
    data(not(st1_odd(D)), or(st1_odd(D), st1_mult(D)), st2_odd(D), st2_mult(D)) .
effect3(D) == D .
effect4(D) ==
    data(st1_odd(D), st1_mult(D), st2_odd(D), or(st2_odd(D), st2_mult(D))) .
effect5(D) == D .
```

With this extension of the specification of type `DATA`, the term

```
state(event1(event2(init)))
```

evaluates to

```
pr(state_ST2, data(true, false, false, false))
```

The extension of the specification also makes it possible to prove certain invariant properties of the machine. By way of example, consider the property that if the machine is in state `ST3`, the machine has returned to state `ST1` an odd number of times. This can be formulated as the following invariant property, where S is universally quantified over the countable infinite set of elements of type `DATA`:

```
is_state_ST3(fst(state(S)))=true -> st1_odd(snd(state(S)))=true.
```

The property can be proved fully automatically by structural induction on the generators of type `DATA`, without the need for lemmas. Two proof is split into two levels of cases: At the first level, the proof is split into the induction bases and induction steps, which here gives the following cases:

$$\begin{array}{l}
 \vdash P(\text{init_DATA}) \\
 \forall x: P(x) \vdash P(\text{event1}(x)) \\
 \forall x: P(x) \vdash P(\text{event2}(x)) \\
 \forall x: P(x) \vdash P(\text{event3}(x)) \\
 \forall x: P(x) \vdash P(\text{event4}(x)) \\
 \hline
 \vdash \forall x: P(x)
 \end{array}$$

At the next level, each of these cases is potentially split into different cases for the different logical combinations of the conditions encountered. For each case, the validity of the implication can be checked by rewriting the terms involved.

To illustrate, the validity of the base case can be demonstrated by rewriting the antecedent as follows:

```
is_state_ST3(fst(state(init_DATA)))
= is_state_ST3(fst(pr(state_ST1,init_DATA)))
= is_state_ST3(state_ST1)
= false
```

Consider now the first induction step.

Case 1: There are several conditions that must be true for the two then-branches to be evaluated, but the only condition needed to prove the case is

```
st1_odd(snd(state(n)) = true
```

Case 1a: Given that the conditions for the two then-branches are satisfied, this condition ensures that the consequent of the implication evaluates to true (the terms rewritten are indicated in bold face):

```
st1_odd(snd(state(event1(n))))
= st1_odd(snd(pr(state_ST3,effect5(effect3(effect1(snd(state(n)))))))
= st1_odd(snd(pr(state_ST3,effect5(effect3(snd(state(n)))))))
= st1_odd(snd(pr(state_ST3,effect5(snd(state(n))))))
= st1_odd(snd(pr(state_ST3,snd(state(n))))))
= st1_odd(snd(state(n)))
= true
```

Case 1b: If the conditions for the inner else-branch are satisfied, the antecedent evaluates to false, thus making the implication true:

```
is_state_ST3(fst(state(event1(n))))
= is_state_ST3(fst(pr(state_ST2,effect3(effect1(snd(state(n)))))))
= is_state_ST3(state_ST2)
= false
```

Case 2: $st1_odd(snd(state(n)) = false$

In this case, the outer else-branch is selected. Since $st1_odd(snd(state(n)) = false$, it follows that $is_state_ST3(fst(state(n))) = false$.

By induction, therefore, the antecedent evaluates to *false*, thus making the implication true:

```
is_state_ST3(fst(state(event1(n))))
= is_state_ST3(fst(state(n)))
= false
```

5.5 NATURAL DEDUCTION

This section introduces natural deduction as a common basis for logic-deductive approaches to verification, validation and safety demonstration. Natural deduction does not in itself replace formal methods but facilitates a well-founded comparison between such methods. This is basically due to

its unified treatment of proposition logic, predicate calculus, argumentation and proof, independently of the forms, features and pragmatics introduced by specific methods.

5.5.1 What is Natural Deduction?

Natural deduction is about using logic for correct reasoning. Due to its emphasis on valid deductions, it is applied in scientific proofs as well as in argumentation in general. In both cases, validity demands that the conclusions can be logically derived from its premises. If the premises are true and the deduction is valid, the proof or argument is *sound*. Having accepted these conditions, it is logically impossible to reject the conclusion.

As is suggested by its name, natural deduction is generally experienced as an intuitive approach to logic. This is also reflected in its popularity in introductory courses to logic. This also fits our purpose, in the sense that natural deduction provides an intuitive approach to formal reasoning and verification, and on this basis constitutes a suitable reference in the evaluation of other approaches.

Natural deduction can be defined as a process for demonstrating the validity of statements by means of basic inference rules. Given an argument, the process starts by identifying the explicit and implicit premises and conclusions and continues by composing an inference structure that leads up to the conclusion. The assessment of the argument consists of verifying the premises and demonstrating that the overall conclusion follows logically.

By reconstructing and assessing arguments in terms of proofs in natural deduction, arguments and proofs of many kinds can be analysed within a unified framework. This benefits many of the activities involved in RAMS management, especially the argumentation involved in verification, validation, safety demonstration and safety assessment. By formulating the arguments in natural deduction, the demonstration can be made more convincing to the receiver. Analogously, assessment can be done more systematically by reconstructing the arguments used in the demonstration. This can be utilized in the interchange between the demonstrator and assessor towards a common understanding of the validity of the claims made.

5.5.2 Representing Arguments in Natural Deduction

Within the scope of the present report, an argument is about inferring an overall conclusion from some initial premises. An argument can thus be represented by the set of initial premises, a chain of one or more inferences, and the overall conclusion. Since the argument to be analysed can be both incomplete and unstructured, a reconstruction of the argument will often be needed to arrive at such a representation.

Representing an argument in natural deduction involves the reconstruction of the argument followed by its formalization as a proof in natural deduction. The purpose of the reconstruction is to facilitate the formalization by identifying the explicit and implicit premises and intermediate conclusions, the overall conclusion, and the basic inferences leading up to the overall conclusion. Formalizing the argument involves introducing symbols for the different predicates and objects mentioned in the argument, formalizing the premises and conclusions are logical statements, and constructing the chain of inferences by means of basic, logical inference steps.

By representing arguments in natural deduction, arguments can be analysed similarly to how deductive proofs are analysed. Admitting that argumentation in general does not match the criteria of rigid, formal deduction, this has the advantage of facilitating the assessment needed to arrive at a consensus on the claims made. This is particularly relevant for the assessment of argumentation

that are part of verification, validation and safety demonstration, where the requirements to rigidity are higher than for argumentation in general.

With logic programming, natural deduction proofs can be represented as combinations of statements and proofs. The statements can be represented as terms built up by composition of atomic statements and composed statements (conjunctions, conditionals, etc.). Analogously, proofs can be represented as terms built up inductively in a way that reflects the chain of inferences.

5.5.3 Analyzing Arguments in Natural Deduction

To check the validity of an inference or identify possible missing or erroneous inference steps (fallacies), the inference must in some way be analysed. The analysis will therefore play a part both in the construction and assessment of the inference. By representing an argument in natural deduction, the analysis of the argument is reduced to an analysis of its “model” in natural deduction.

Analysing arguments in natural deduction involves checking if each inference step is a correct application of the inference rule indicated. In a syntactically correct formalization of the argument, each inference step is represented by the *consequent*, along with an indication of the inference rule applied. The application of the inference rule is correct if the *consequent* follows logically from its *antecedents*.

If the premises of the argument are correctly represented and its conclusion is covered by one or more of the consequents, a successful outcome of the analysis implies that the validity of the argument has been demonstrated. In the opposite case, the analysis will often facilitate the identification of missing premises or possible fallacies. For our purpose, the conclusions of the arguments will normally be expected to be true, and it will therefore rather be a question of demonstrating this by way of proof.

With logic programming, the analysis can be performed by means of a predicate that takes as input the representation of the proof and a statement, and which succeeds if the statement can be derived from the proof. Since the proof is represented as a term built up inductively from the sequence of inferences, the evaluation of the predicates recursively searches through the proof to check if the antecedents can be derived, either as premises or as intermediate conclusions. The predicate can be defined in terms of one clause per inference rule.

5.5.4 Transforming Arguments in Natural Deduction

Since the most interesting arguments tend to be quite complex, it can be difficult to judge whether all parts of the argument are essential for its conclusion. This can be due e.g. to the lack of good structure or inessential intermediate conclusions. Even for a valid proof, it can therefore sometimes be adequate to reconstruct the proof to make it easier to follow for the prospective reader.

Transforming arguments in natural deduction involves restructuring the proofs representing the arguments. Typically, several of the chains of inferences in the proof are independent of each other and can therefore be carried out in any order. Arranging the order of these chains in a way that makes the presentation more “logical” is one way of restructuring the proof. Another type of reconstruction is the replacement of some of the inferences by using other inference rules. Finally, the proof can be reduced by eliminating all premises and inferences that do not contribute to the derivation of the conclusions of interest. Where relevant, the original argument can be reformulated accordingly.

The transformation of arguments plays an important part both in the construction and analysis of arguments and is closely related to the conventional practice of reconstructing arguments. Such reconstruction will typically be motivated from the need to get a grasp on the essential argument. Ideally, this is a consideration which should guide the construction of the argument, but since this cannot generally be expected, a reconstruction of the argument will often be part of the analysis. In our case, reconstruction of arguments will be especially relevant in the construction and assessment of the arguments that are provided as part of the safety demonstration given in the safety case.

The transformation of arguments in natural deduction can be facilitated in different ways, including the following:

- Alternative proofs can be analysed with the purpose of demonstrating that the deduction is still valid.
- A sequential proof can be restructured as a tree revealing the independence of the different parts of the proof.
- Inferences not needed for the conclusions of interest can be identified and removed from the proof.

5.5.5 How Natural Deduction Relates to Verification and Validation

Verification plays a central role in the RAMS process, especially for the development of safety-related systems. Since verification concerns the demonstration of truth, it is an essential part of the demonstration that the systems perform their functions in a correct and safe manner. Verification is important both for the establishment of correct requirements and for ensuring compliance with these requirements.

The verification consists of a set of verification activities, each of which concerns a given object and the requirements to this object. The verification activity aims at demonstrating that the object conforms with the requirements. The generally strongest way to provide this demonstration is to present a valid, deductive argument. Natural deduction supports this by providing a set of inference rules capable of transforming the argument into a logic-deductive proof. In this sense natural deduction unifies argumentation and deduction by reformulating the arguments in the form of proofs.

Due to its emphasis on valid forms of arguments, natural deduction also supports validation. While validation usually has a broader perspective than verification, the fundamental question is still whether the claims regarding requirements and their fulfillment can be demonstrated. By formulating the validation in terms of arguments, natural deduction can facilitate also this part of the demonstration. The difference between verification and validation is in this sense more a question of perspective than of their intrinsic nature.

5.5.6 Inference Rules for Propositional Logic

This subsection provides a brief overview of operators and inference rules for propositional logic, largely based on [40]. While maintaining the distinction between *statements* and *propositions*, in the sense that a statement expresses a proposition, *statement logic* is here referred to with the more traditional term *propositional logic*.

Table 1: The five basic truth-functional statement operators

Operator	Notation	Name
----------	----------	------

'it is not the case that'	$\neg$	negation
'if _ then _'	$\rightarrow$	conditional
'_ and _'	$\wedge$	conjunction (of conjuncts)
'_ or _'	$\vee$	disjunction (of disjuncts)
'_ if and only if _'	$\leftrightarrow$	biconditional

Table 2: Four basic inference rules

Inference rule	Abbreviation	Symbolic formulation
Modus Ponens	MP	From $p \rightarrow q$ and p , infer q
Modus Tollens	MT	From $p \rightarrow q$ and $\neg q$, infer $\neg p$
Conjunctive Syllogism	CS	From $\neg(p \wedge q)$ and p , infer $\neg q$; From $\neg(p \wedge q)$ and q , infer $\neg p$
Disjunctive Syllogism	DS	From $p \vee q$ and $\neg p$, infer q ; From $p \vee q$ and $\neg q$, infer p
Hypothetical Syllogism	HS	From $p \rightarrow q$ and $q \rightarrow r$, infer $p \rightarrow r$

Table 3: Inference rules for negation, conjunction, and disjunction

Inference rule	Abbreviation	Symbolic formulation
Double Negation	DN	From p infer $\neg\neg p$; From $\neg\neg p$ infer p
Simplification	Simp	From $p \wedge q$, infer p or infer q
Conjunction	Conj	From p and q , infer $p \wedge q$
Disjunction	Disj	From p , infer $p \vee q$; From q , infer $p \vee q$

Table 4: De Morgan's laws

Inference rule	Abbreviation	Symbolic formulation
De Morgan	DM	From $\neg(p \vee q)$ infer $\neg p \wedge \neg q$; From $\neg p \wedge \neg q$ infer $\neg(p \vee q)$; From $\neg(p \wedge q)$ infer $\neg p \vee \neg q$; From $\neg p \vee \neg q$ infer $\neg(p \wedge q)$

Table 5: Basic inference rule for conditional statements

Inference rule	Abbreviation	Symbolic formulation
Conditional Proof	CP	From a derivation of q from the supposition p , infer $p \rightarrow q$
Biconditional Equivalence	BE	From $p \leftrightarrow q$ infer $(p \rightarrow q) \wedge (q \rightarrow p)$; From $(p \rightarrow q) \wedge (q \rightarrow p)$ infer $p \leftrightarrow q$
Dilemma	DL	From $p \vee q$, $p \rightarrow r$, and $q \rightarrow r$, infer r
Material Implication	MI	From $p \rightarrow q$ infer $\neg p \vee q$; From $\neg p \vee q$ infer $p \rightarrow q$
Transposition	TR	From $p \rightarrow q$ infer $\neg q \rightarrow \neg p$; From $\neg q \rightarrow \neg p$ infer $p \rightarrow q$

Table 6: Inference rule for Reductio ad Absurdum

Inference rule	Abbreviation	Symbolic formulation
Reductio ad Absurdum	RA	From a derivation of $\perp$ from the supposition p , infer $\neg p$

5.5.7 Additional Inference Rules for Predicate Logic

This subsection provides a brief overview of inferences rules related to the use of quantifiers in predicate logic, based on [40].

Table 7: Inference rules for universal quantification

Inference rule	Abbreviation	Symbolic formulation
Universal Instantiation	UI	From $\forall x\Phi x$ infer Φn , where n denotes any individual name
Universal Generalization	UG	From Φn infer $\forall x\Phi x$, on the condition that Φn is not an undischarged supposition involving n , does not depend on such a supposition, and does not contain a name introduced by the existential quantification of a statement involving n

Table 8: Inference rules for existential quantification

Inference rule	Abbreviation	Symbolic formulation
Existential Instantiation	EI	From $\exists x\Phi x$ infer Φn , where n is a new, unused name

Existential Generalization	EG	From Φn , where n is any individual name, infer $\exists x\Phi x$
----------------------------	----	---

5.5.8 Logical Reconstruction of Arguments

This subsection first takes a step back to consider basic forms of valid arguments and then exemplifies how natural deduction takes this further by providing a uniform approach to arguments and proofs.

Historically, the Greek philosopher Aristotle was the first to formulate laws that governed the validity of arguments. His great innovation in this context was a formulation of validity that was based on the form of arguments and not on their contents. If the premises of the argument were true, and the argument had the form of a valid deduction, the conclusion would also be true.

An important building block in the reconstruction of arguments was the syllogism, which basically consisted of a major premise, a minor premise and a conclusion. The syllogisms could have different forms depending on the nature of the predicative relations, formed from the words 'all', 'some', 'no', and 'not', Aristotle identified 14 valid moods, often referred to as *the 14 canonical syllogisms*. The most common of which consisted of three instances of the *universal affirmative*:

If A is predicated of all B, and B is predicated of all C, then A is predicated of all C.

Many arguments can be reformulated as a combination of syllogisms in one or more of these forms.

In practical argumentation, and especially in argumentation with a rhetorical purpose, some of the premises or even conclusions are typically left implicit. Part of the logical reconstruction of arguments is to therefore to identify and include those parts.

A graphical way of indicating the roles of the different parts of a syllogism is to prefix the major premise with "M:", the minor premise with "m: ", and the conclusion with "→":

M: <Major premise>

m: <minor premise>

→ <conclusion>

On this form, the most common syllogism can be reformulated as follows:

M: A is predicated of all B

m: B is predicated of all C

→ A is predicated of all C

A more common way of phrasing the three statements would be:

M: All B are A

m: All C are B

→ All C are A

In many cases C comprises one specific individual, which gives

M: All B are A

m: C is B

→ C is A

As an example of such an argument, consider the following simple statement about verification:

M: All complete, correct and documented verifications are acceptable.

m: The verification of the safety requirements is complete, correct and documented.

→ The verification of the safety requirements is acceptable.

Note that the argument entails the conclusion only if the premises are true. In the assessment of the argument (presumably by an independent safety assessor), the truth of the premises should therefore be examined. In this case, a possible counterargument is that “documented” is not well-defined. A result of the assessment could therefore be that the argument must be extended to ensure the credibility of the argument and its conclusion.

As noted above, some of the premises or conclusions are often left implicit in the original argument. In the reconstruction of the argument, these can conveniently be identified by putting braces around the statement. In the example above, the major premise would typically be left implicit, leaving it to the reader to accept that the conclusion can be derived from the minor premise:

{M: All complete, correct and documented verifications are acceptable.}

m: The verification of the safety requirements is complete, correct and documented.

→ The verification of the safety requirements is acceptable.

More complex arguments can often be reconstructed by using a combination of these forms, like in the following example (suggesting an ethical argument):

{M1: All who do A do B.}

{M2: All who do B do C.}

m2: No one should do C.

m1: → No one should do B.

→ No one should do A.

In this example, both major premises are left implicit in the original argument, while the second minor premise is an intermediate conclusion. The original argument is therefore formulated as a derivation from “No one should do C” to “No one should do A”. The argument might still be convincing to the reader, maybe due to its rhetoric effect but, as is indicated, several statements need to be added to transform the argument into a valid inference.

The reconstructed arguments can be reformulated in natural deduction by transforming their different parts individually and combining them into a single inference. As a simple example, the inference

M: All B are A

m: C is B

→ C is A

can be reformulated as follows:

(1) $\forall x(Bx \rightarrow Ax)$

Prem

- | | |
|-------------------------|---------|
| (2) Bc | Prem |
| (3) $Bc \rightarrow Ac$ | 1 UI |
| (4) Ac | 3, 2 MP |

In the following example, both the universal and existential quantified is used:

- | | |
|--|-----------|
| (1) Ad | Prem |
| (2) eBd | Prem |
| (3) $\forall y(Ay \wedge \exists x(xBy) \rightarrow Cy)$ | Prem |
| (4) $\exists x(xBd)$ | 2 EG |
| (5) $Ad \wedge \exists x(xBd)$ | 1, 4 Conj |
| (6) $Ad \wedge \exists x(xBd) \rightarrow Cd$ | 3 UI |
| (7) Cd | 6, 5 MP |

The last example is a reformulation of a real argument on the more complex form above (the one suggesting an ethical argument):

- | | |
|---|-----------------|
| (1) $\forall x\forall y(xAy \wedge Ey \rightarrow xBy)$ | Prem (implicit) |
| (2) $\forall x\forall y(xBy \rightarrow xCy)$ | Prem (implicit) |
| (3) $\forall x\forall y(\neg xCy)$ | Prem |
| (4) $\forall y(aAy \wedge Ey \rightarrow aBy)$ | 1 UI |
| (5) $aAb \wedge Eb \rightarrow aBb$ | 4 UI |
| (6) $\forall y(aBy \rightarrow aCy)$ | 2 UI |
| (7) $aBb \rightarrow aCb$ | 6 UI |
| (8) $\forall y(\neg aCy)$ | 3 UI |
| (9) $\neg aCb$ | 8 UI |
| (10) $\neg aBb$ | 7, 9 MT |
| (11) $\neg(aAb \wedge Eb)$ | 5, 10 MT |
| (12) $\neg aAb \vee \neg Eb$ | 11 DM |
| (13) $aAb \rightarrow \neg Eb$ | 12 MI |
| (14) $Eb \rightarrow \neg aAb$ | 13 TR |
| (15) $\forall x(Eb \rightarrow \neg xAb)$ | 14 UG |
| (16) $\forall x\forall y(Ey \rightarrow \neg xAy)$ | 15 UG |

A wide variety of arguments can be reformulated in a similar way, with or without the intermediate step involving the use of syllogisms.

Other approaches to the representation of arguments can be reformulated in a similar way. One of these is the diagrammatic method of the British philosopher, Stephen Toulmin. Two of the basic diagrammatic elements are those of *claim* and *evidence*. Compared to the inferences shown above,

the premises would constitute the evidence, and the conclusion the claim. The intermediate parts of the inferences constitute the proof that the claim follows logically from the evidence. These are however not necessary shown but would generally follow a tree-based structure. As an example, the simplest example above can be given the following tree-based representation (which visualizes the partial order of the inference steps):

$$\frac{\frac{\forall x(Bx \rightarrow Ax)}{Bc \rightarrow Ac} \text{ UI} \quad Bc}{Ac} \text{ MP}$$

This leads to another element of Toulmin's diagrams, viz. that of *warrant*. The purpose of the warrant is to make explicit the link between the evidence and the claim. In our example, this would therefore correspond to the inference steps that derive the conclusion from the premises, i.e.,

Claim:

Ac

Evidence:

(1) $\forall x(Bx \rightarrow Ax)$

(2) Bc

Warrant:

(3) $Bc \rightarrow Ac$ 1 UI

(4) Ac 3, 2 MP

In the rest of this section, natural deduction will be used as a common approach to both arguments and proofs. In both cases, natural deduction provides a means for formalizing the inferences in such a way that their validity can be demonstrated.

5.5.9 From Arguments to Proofs

For many verification tasks, it is more natural to speak of proofs than of arguments. One of the main theses in this subsection is that natural deduction provides a unifying approach to the formalization and presentation of both. The power of natural deduction in this context is both the visualization of the argument/proof, and the possibility to demonstrate their validity.

As a simple example of a proof, consider the following Boolean expression from the specification of a Norwegian PLC-based interlocking system (the variables have been anonymized):

$$F = (M + O + R) * C * T * (B)'$$

The symbols +, * and ' represent 'or', 'and' and 'not', respectively. For the example, it is not essential to understand what the variables represent.

In a PLC-implementation of this definition, the variables on the right-hand side are either received as input, computed before F, or computed after F. When transforming the expression into a possible formal model, this order needs to be reflected in the specification. In the following, a possible transformation into algebraic specification is considered.

Each of the variables are transformed to functions with names that provide the necessary information while respecting the syntactical rules of the target language. In this case, the variables are translated to `var_F`, `var_M`, `var_O`, `var_R`, `var_C`, `var_T` and `var_B`, and declared as functions with the signature `SYSTEM -> BOOL`. The idea is that the application of the relevant function (representing a variable) on a given term of type `SYSTEM` shall return the value of the represented variable after one computation cycle.

The original expression defining `F` is translated into a corresponding definition of `var_F`, but with one important difference: The computation order of the different variables is reflected in the use of the function `step`, declared

```
step: SYSTEM -> SYSTEM
```

For a given system state `S`, `step(S)` gives the next state, i.e. after one computation cycle. This gives the following left-hand side of the definition of `var_F`:

```
var_F(step(S)) == ...
```

The functions on the right-hand side of the definition will correspond to the variables on the right-hand side of the original expression. Each function is applied either on `step(S)` or `S`, depending on whether the variables are to be calculated before or after `F`. In the latter category are also all variables that are received as input. It is not necessary to consider the relative order between these variables, as this in turn is safeguarded through the definitions of these.

In this case, the variables `M`, `O` and `T` must be calculated before `F`, while the variables `R`, `C` and `B` are read in or should be calculated after `F`. This means that the functions `var_M`, `var_O` and `var_T` are applied to `step(S)`, while the functions `var_R`, `var_C` and `var_B` are applied to `S`.

The three connectives `+`, `*` and `'` are translated as `or`, `and`, and `not`, respectively, where `or` and `and` can be applied to any number of arguments while `not` is applied to one argument. This gives the following definition:

```
var_F(step(S)) ==
    and(or(var_M(step(S)),
          var_O(step(S)),
          var_R(S)),
        var_C(S),
        var_T(step(S)),
        not(var_B(S))).
```

The connectives are here used fully analogously to how the connectives are used in the original expression. This is the most direct and natural translation, which facilitates easy comparison.

As a simple example of proof, consider the conditions that make the right-hand side of the definition true. It is easily observed that `var_R(S)` must be true if the other two disjuncts are false. This can be formulated as the following claim, which typically would be termed a *theorem* to be proved.

$$\forall x (Fstep(x) \wedge \neg Mstep(x) \wedge \neg Ostep(x) \rightarrow Rx)$$

The evidence for the claim is the definition of the function, which can be formulated as follows:

(1) $\forall x(Fstep(x) \leftrightarrow (Mstep(x) \vee Ostep(x) \vee Rx) \wedge Cx \wedge Tstep(x) \wedge \neg Bx)$ Prem

The warrant for the claim is the inference of the claim from the evidence:

(2) $\forall x(Fstep(x) \rightarrow (Mstep(x) \vee Ostep(x) \vee Rx) \wedge Cx \wedge Tstep(x) \wedge \neg Bx)$	1 BE
(3) $Fstep(a) \rightarrow (Mstep(a) \vee Ostep(a) \vee Ra) \wedge Ca \wedge Tstep(a) \wedge \neg Ba$	2 UI
(4) $Fstep(a) \wedge \neg Mstep(a) \wedge \neg Ostep(a)$	Supp
(5) $Fstep(a)$	4 Simp
(6) $(Mstep(a) \vee Ostep(a) \vee Ra) \wedge Ca \wedge Tstep(a) \wedge \neg Ba$	3, 5 MP
(7) $Mstep(a) \vee Ostep(a) \vee Ra$	6 Simp
(8) $\neg Mstep(a) \wedge \neg Ostep(a)$	4 Simp
(9) $\neg Mstep(a)$	8 Simp
(10) $Ostep(a) \vee Ra$	8, 9 DS
(11) $\neg Ostep(a)$	8 Simp
(12) Ra	10, 11 DS
(13) $Fstep(a) \wedge \neg Mstep(a) \wedge \neg Ostep(a) \rightarrow Ra$	4, 12 CP
(14) $\forall x(Fstep(x) \wedge \neg Mstep(x) \wedge \neg Ostep(x) \rightarrow Rx)$	13 UG

In this case, the proof was relatively easy to construct from a closer investigation of the definition. In more complex cases, the proof might involve several complex definitions, making it necessary to dig deeper into the definitions to identify a proof, if there is one. Once a possible proof is identified, natural deduction provides the means to demonstrate its validity. In this sense, natural deduction provides *proof checking*.

With sufficient training and competence, the inference rules can be used to demonstrate that a given argument is valid. If such a demonstration failed, it might be that the argument is not valid – but it might also well be that one was not clever enough. To distinguish between lack of validity of the argument and lack of competence, there is a need for a *decision procedure* that always succeeds in giving a definite answer as to whether the argument is valid. For propositional logic the so-called *truth table* is such a procedure.

Constructing the truth table of an argument involves assigning the possible truth values to each individual statement, followed by calculating the truth value of the whole argument. If all combinations of truth values assigned to the individual statements render the whole argument true, the argument is valid – otherwise false. What makes this possible is the establishment of truth tables for each operator, and then subsequently applying these truth tables on the different parts of the argument. If the compound statement representing the argument consists of n distinct component statements, the number of truth value combinations is 2^n .

Having introduced and exemplified natural deduction, it is fitting to show how this can be applied on the analysis of finite state machines. Section 5.4 was concluded with an example of a proof of an invariant property of the given state machine. Alternatively, the proofs can be made in natural deduction, here illustrated with Case 2:

- $Ax: is_state_ST3(x)$
- $Bx: guard1(x)$
- $cx: state(x)$
- $Ex: st1_odd(x)$
- $ex: event1(x)$
- $fx: fst(x)$
- $sx: snd(x)$

(1) $\forall x(\neg(Afcx \wedge Bscx) \rightarrow cex = cx)$	Prem
(2) $\forall x(Ex = Bx)$	Prem
(3) $\neg Escn$	Prem
(4) $Afcn \rightarrow Escn$	Supp/CP
(5) $\neg Afcn$	5, 4 MT
(6) $\neg(Afcn \wedge Bscn) \rightarrow cen = cn$	1 UI
(7) $Escn = Bscn$	2 UI
(8) $\neg Bscn$	3, 7 SI
(9) $\neg Afcn \vee \neg Bscn$	8 Disj
(10) $\neg(Afcn \wedge Bscn)$	9 DM
(11) $cen = cn$	6, 10 MP
(12) $\neg Afcen$	5, 11 SI
(13) $\neg Afcen \vee Escen$	12 Disj
(14) $Afcen \rightarrow Escen$	14 MI
(15) $(Afcn \rightarrow Escn) \rightarrow (Afcen \rightarrow Escen)$	CP

5.6 FORMAL AND SEMIFORMAL METHODS IN THE RAMS PROCESS

In this section, some suggestions are given on how formal and semi-formal methods can contribute to the RAMS process. The suggestions are based on findings from the SafeT project (Safety Assessment Framework for Efficient Transport, 2016-2019, The Research Council of Norway, Project Number 257167) and related work. This is here extended with suggestions on how the “Prolog toolchain” can contribute, thus facilitating a comparison with other methods. These suggestions presuppose a toolchain which includes at least the following:

- A formal specification language built on top of Prolog, supported by tools that facilitate a modular approach to specification, analysis, verification, and code generation;
- automatic transformation of specifications into Prolog, thus facilitating a seamless integration of formal specifications;
- requirements traceability as an inherent feature of the methodology;

- automated theorem proving, including automatic generation of necessary and sufficient sets of proof cases and counterexamples providing sufficient information to formulate necessary lemmas;
- interaction with techniques for hazard identification and risk analysis, in particular fault tree analysis;
- derivation and allocation of safety targets in accordance with EN 50126.

The RAMS process, as defined in EN 50126-1 [16], facilitate the evaluation of formal methods by

- providing a context for explaining how formal methods enter a system's life cycle;
- making it easier to discuss how formal methods can be used;
- links formal methods to practice;
- embracing both early phases (up to validated system requirements) and later phases (further up to validated system);
- including both the customer's and the supplier's tasks in the life cycle of the system;
- linking formal methods to relevant standards; and
- providing results of relevance to the use of the standards and their further development.

Some relevant considerations in this context are how formal methods can be used

- to represent requirements, specifications and models in a more uniform manner, thus facilitating formal verification;
- for purposes other than the development of new systems, including modification of existing systems, incident investigation, etc.;
- for the establishment of technical rules, based on similar principles as when establishing system requirements specifications in accordance with the RAMS process;
- in combination with other methods and techniques, including combinations specified in relevant standards;
- to support larger parts of the RAMS process and not just individual activities, including integrating related processes and tasks across multiple phases of the RAMS process;
- to formalize also parts of the RAMS process that have traditionally not been supported by such methods, thereby increasing the integrity of the RAMS process;
- to make verification more verifiable and explicit;
- to improve the traceability of requirements throughout the different life cycle phases; and
- to increase the effectiveness and efficiency of the safety demonstration.

The overall objective of the SafeT project (Safety Assessment Framework for Efficient Transport, 2016-2019) was to establish a model-based framework supporting the implementation of RAMS in accordance with the CENELEC-standard EN 50126-1 and related standards. To facilitate the evaluation of models and modelling techniques, the project established a set of criteria by reviewing the process requirements in the CENELEC standards to identify the modelling needs in the different phases of the RAMS lifecycle, in particular with respect to the safety management process.

Based on the use of these criteria, a number of methods and techniques were evaluated, including formal and semi-formal methods. A short summary of these evaluations is given in Table 9, where the criteria have been grouped under the first RAMS phase where they were found significant. The contributions from the Prolog toolchain are given in *italics* in the second column.

The SafeT project evaluated also other methods and techniques. The selection given here comprises methods and techniques that can be classified as formal methods or which otherwise have some comparable capabilities with respect to facilitating rigid analysis and verification and includes both groups of methods/techniques (e.g. “formal methods”), and individual methods/techniques (e.g. “B method”), as appropriate. A similar evaluation of the applicability of formal methods in the RAMS process was carried out in X2RAIL-5, see [41].

A full validation of the contributions suggested in the Table 9 would be needed before a conclusion can be made regarding the optimal combination of methods, which would also depend on the characteristics of the systems under consideration.

Table 9: How formal and semi-formal methods contribute to the RAMS process

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
1: Concept	support the breakdown of a system into its constituent parts, in terms of system, sub-systems, and components (1) <i>using separate types and modules to structure the specification</i>	focusing on high-level requirements and designs where irrelevant details are abstracted away, and analysing system models in a hierarchical manner (Formal methods)
		using extensions of basic machines, devised to improve the description of complex systems, including hierarchy, composition, inter-level transitions, etc. Nesting of internal states and transitions gives the possibility to reveal or conceal the internal states at need (Finite State Machines/State Transition Diagrams)
		reducing the complexity of a system through various means of abstraction of its structure and behaviour (UML/SysML)
	facilitate the treatment of systems, sub-systems and components as black boxes, for which the details on architecture, design and implementation can be kept out of consideration, evaluating functions and hazards only at the boundaries (4) <i>facilitating a modular approach to the specification and analysis of the individual systems, subsystems</i>	providing a wide variety of diagram types allowing different levels of details on structure and behaviour (UML/SysML)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<p><i>and components in the system hierarchy by using separate specifications for each type and module</i></p> <p><i>using information encapsulation, which prevents changes to one specification from inadvertently changing other specifications</i></p>	
	<p>be possible to extend gradually, supporting activities related to concept, via risk assessment and hazard control, to safety demonstration and assessment (7)</p>	<p>integrating the different steps in the safety management process through the use of consistent formal notations (Formal methods)</p>
	<p><i>integrating the different steps in the safety management process by using the same formal notation</i></p>	<p>providing means for structuring the data generated through the safety management activities, and the relationships between these data, including data on hazards, barriers, safety functions, safety related functions, causes, accidents, consequences and safety targets (Data modelling)</p>
	<p><i>supporting the establishment of functional safety requirements for a given system concept by linking the safety requirements directly to the combinations of causes and conditions that can lead to top events</i></p>	<p>extending the models used to support the safety management activities, such as the models used as a basis for risk assessment and hazard control (UML/SysML)</p>
	<p>show the actions or activities performed by the system as a whole, and distinguish these from those internal to the system (10)</p>	<p>specifying and analysing the system at the appropriate level in the system hierarchy (Formal methods)</p>
	<p><i>specifying and analysing the system at the appropriate level in the system hierarchy</i></p>	<p>the nesting of internal states and transitions, giving the possibility to reveal or conceal the internal states at need (Finite State Machines/State Transition Diagrams)</p>
	<p><i>distinguishing between external and internal functions through modularisation and concealment of information</i></p>	<p>allowing abstractions of subnets (Petri nets)</p>
		<p>behaviour diagrams (UML/SysML)</p>
	<p>describe the system as contained in its operational environment (12)</p>	<p>considering both the system itself and its environment in the modelling of a system (B method)</p>

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<i>linking the system to its environment by specifying their functions and properties relatively to each other</i>	modelling relevant aspects of the system behaviour and assessing and possibly improving safety and operational requirements through analysis and re-design. The potential hazards are represented as particular states (markings) in the model (Petri nets)
		using component diagrams at the railway system level, showing how the system under consideration interrelates and interfaces with its environment (UML/SysML)
	<p>show how the environment can influence, or be influenced by, the system, including anything to which the system connects mechanically, electrically or by other means (13)</p> <p><i>describing the interaction between the system and its environment through the specifications of the functions and characteristics of the system and other systems, subsystems and components with which it communicates</i></p>	modelling the sequence of events that can develop in a system as a consequence of combinations of basic events (Cause Consequence Diagrams)
		modelling the sequence of events that can develop in a system after an initiating event (Event Tree Analysis)
		defining a system's actions for every input in every state (Finite State Machines/State Transition Diagrams)
		modelling the dynamics of a system in terms of events and interactions (B method)
		including all relevant elements in the model (Petri nets)
		different kinds of interaction diagrams (communication diagrams, interaction overview diagrams, sequence diagrams, timing diagrams) (UML/SysML)
	<p>show how man and organisation can affect, or be affected by, the operation of the system (14)</p> <p><i>formally verifying that the specified safety requirements are satisfied regardless of which orders are sent to the system</i></p>	including human error and the ineffectiveness of organisational barriers among the sequence of events that can develop (Cause Consequence Diagrams/Event Tree Analysis)
		including transitions performed by human beings (Petri nets)
		use case diagrams, modelling actors interacting with the system (UML/SysML)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<p>use clear and intelligible means of description, such as formal notation for logical functions, natural language for introductions, justifications and representations of intentions, graphical representations of examples, semantic definition of graphical elements, and directories of specialised words (45)</p> <p><i>using notation suitable for formal specification, development, and verification of the software</i></p>	providing notations adequate for formal specification, development, and verification (Formal methods)
		describing complex logical combinations and relationships (Decision tables)
		describing complex systems in terms of states and transitions (Finite State Machines/State Transition Diagrams)
		describing the information and control flow in systems exhibiting concurrency and asynchronous behaviour (Petri nets)
		describing how data is represented and accessed (Data modelling)
		describing software programs and related artefacts in a manner that allows complexity reduction by means of abstraction (UML/SysML)
	<p>be adequate to the requirements engineering process, in particular to the elicitation and analysis of safety requirements (46)</p> <p><i>using notation suitable for formal specification of the requirements</i></p> <p><i>facilitating the elicitation of safety requirements by linking them directly to the cut sets in the fault trees</i></p> <p><i>facilitating the analysis of safety requirements by incorporating the requirements and fault trees into the same model, using the same notation as in later life cycle phases</i></p>	providing notations for formal specification of requirements (Formal methods)
		managing the traceability of the requirements (Traceability techniques)
		representing the relationships between different data referred to in the requirements (Data modelling)
		facilitating the requirements elicitation by means of use cases and other diagrammatic techniques (UML/SysML)
	<p>be understandable in themselves (54)</p> <p><i>including in the formal specifications the information needed to understand the safety and functional requirements, including possible constraints on</i></p>	giving all the information needed to understand the dynamics of the modelled system (Finite State Machines/State Transition Diagrams)
		giving all the information needed to understand the dynamics of the modelled system (Petri nets)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<i>the sequence of execution of the functions involved</i>	different types of diagrams for representing different structural and behavioural views on the system (UML/SysML)
	<i>be understandable to the prospective user (55)</i> <i>using appropriate abstraction levels and intuitive function names</i> <i>involving the intended user in the preparation and validation of the specifications by specifying the functions in a way that facilitates comparison with more familiar notations, such as PLC programs and relay diagrams</i>	different types of diagrams for representing different structural and behavioural views on the system (UML/SysML)
2: System definition and operational context	support any hierarchy of system levels, and the possibility to describe any system level at the appropriate level of detail without introducing unnecessary detail and complexity at other system levels (2) <i>using modularisation and abstraction to break down the specifications and distinguish between different levels of detail</i>	using symbols and the discretisation of the state space, together with abstraction and decomposition
		defining each system level in terms of its states, inputs, and actions, while hiding the details related to other system levels (Finite State Machines/State Transition Diagrams)
	support precise descriptions of the physical and functional boundaries of each element (3) <i>reflect the physical limits by dividing specifications into separate sub-specifications for the different systems, subsystems and components related to the specified functionality</i>	choosing diagram types appropriate for the description and applying them for the relevant system levels (UML/SysML)
		distinguishing variables of the technical system from variables of its environment, while modelling the system and its environment in such a way that their interaction can be described and analysed (Formal methods) different types of interaction diagrams (communication diagrams, interaction overview diagrams, sequence diagrams, timing diagrams) that describe scenarios comprising activities performed by communicating objects (UML/SysML)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	show the relationship and intended integration between hardware and software (5) <i>ensuring the intended relationship between hardware and software by generating the specification automatically from the parts of the functional specification that cover the software to be implemented on the given hardware</i>	using deployment diagrams to specify how the software is distributed across the execution platform (UML/SysML)
	show how the behaviour and state of a system depend on, and change with, the functionality of its sub-systems and components (8) <i>formally specifying the behaviour and possible states of a system</i>	formally specifying or describing the behaviour and state of a system (Formal methods)
		defining systems in terms of their states, inputs, and actions (Finite State Machines/State Transition Diagrams)
		modelling systems in such a way that the fulfilment of specified properties can be checked automatically (Model Checking)
		providing diagram types specifically devised for the description of system behaviour, applicable to different system levels (UML/SysML)
	show how a system responds to inputs to produce specified outputs, whilst interacting with its environment (9) <i>describing the system response in a formal notation that allows the identification of all functions that respond to a given input</i>	specifying or describing the system response in a formal notation (Formal methods)
		describing logical relationships between Boolean program variables (Decision tables)
		precisely modelling the dynamics of a system and its interaction with its environment (B method)
		modelling the distributed control flow of a system, possibly incorporating the dataflow associated with the different transitions (Petri nets)
		behaviour diagrams (UML/SysML)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	discern between function and structure, but show how these are related to each other (11) <i>distinguish between declarations and definitions, specifying the syntax and semantics of the specifications, respectively</i>	using diagrams to enhance the description of a program (UML/SysML)
	provide the details necessary to explain and understand the requirements to the functions to be provided by the system, as well as any additional requirements that are necessary to ensure proper functioning, including contextual and technical requirements (28) <i>specifying the functions in a formal notation that provides all the details necessary for judgement of requirement fulfilment</i> <i>establishing requirements gradually as more additional requirements are put in place, by initially specifying the functions so that the safety requirements are met and then expand the definitions with additional conditions that ensure the desired functionality</i>	providing notations for formal specification of the requirements (Formal methods) associating requirements to the different parts of behaviour diagrams, e.g. to different activities in an activity diagram (UML/SysML)
3: Risk analysis and evaluation	facilitate the derivation of the system's possible impact on the RAMS performance of neighbouring systems (15) <i>using the declarations of the functions to identify adjacent systems that may be adversely affected by functional failure, followed by using the definitions to identify the nature of these impacts</i>	defining inadequate RAMS performance of neighbouring systems as a consequence to be analysed (Cause Consequence Diagrams)
		ensuring that the event trees also include developments leading to possible inadequate RAMS performance of neighbouring systems (Event Tree Analysis)
		different kinds of interaction diagrams (communication diagrams, interaction overview diagrams, sequence diagrams, timing diagrams) (UML/SysML)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<p>facilitate the identification of hazards associated with the system and events leading to these hazards, the determination of the risk associated with the hazards, and the identification of possible further safety requirements needed to reduce the risk to an acceptable level, at any system level (16)</p> <p><i>interacting with techniques for hazard identification and risk analysis, e.g. by formulating safety requirements that contradict the cut sets derived from fault trees</i></p>	<p>identifying events that can lead to accidents and possible causes of these events (Cause Consequence Diagrams/Event Tree Analysis)</p>
	<p>facilitate the identification of all system failure modes that could lead to a hazard, and the analysis of the consequences these failure modes can have on the functionality of the system (17)</p> <p><i>identifying potentially dangerous system failures through the analysis of individual safety requirements</i></p>	<p>By identifying possible consequences of identified failure modes (tracing the graphs forwards), or identifying failure modes that can lead to given undesired consequences (tracing the graphs backwards) (Cause Consequence Diagrams)</p>
	<p>facilitate the identification of all sequences and/or coincidences of events, failures, operational states, environmental conditions, etc. that could result in an accident (18)</p> <p><i>identifying undesired sequences and coincidences of events by analysing the fault trees associated with the top events</i></p>	<p>identifying the sequence of events that can develop in a system after an initiating event, and thereby indicating how serious consequences can occur (Event Tree Analysis)</p>
		<p>modelling the sequence of events that can develop in a system as a consequence of combinations of basic events (Cause Consequence Diagrams)</p>
		<p>modelling the sequence of events that can develop in a system after an initiating event, and thereby indicating how serious consequences can occur (Event Tree Analysis)</p>
		<p>representing potential hazards as particular states (markings) in the model, and analysing whether these states are reachable (Petri nets)</p>
		<p>behaviour diagrams (UML/SysML)</p>

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	show the relationships between causes, hazards, and accidents (19) <i>showing the relationship between causes, hazards and accidents through the fault trees established as part of the risk assessment in RAMS phase 3</i>	representing the relationships between causes, hazards, and accidents diagrammatically (Cause Consequence Diagrams/Event Tree Analysis)
		providing the data structures needed to model the relationships (Data modelling)
	make it possible to determine if a hazard can be practicably avoided, or otherwise how the risk can be reduced (20) <i>identifying combinations of conditions that can lead to a top event, and derive safety requirements that prevent these combinations from occurring</i>	incorporating external barriers and new safety functions in the graphs (Cause Consequence Diagrams/Event Tree Analysis)
	facilitate the identification of the degree of safety required for each particular situation (21) <i>derive tolerable hazard rates for the relevant safety-related functions</i>	facilitating the calculation of tolerable hazard rates for the identified safety functions designed to handle an identified hazard and for the identified safety related functions which on failure can cause the occurrence of the identified hazard (Event Tree Analysis)
	facilitate the identification and treatment of new hazards arising from design (22) <i>identify any design weaknesses through the automated, formal verification of the safety requirements (represented by the counterexamples generated)</i>	analysing the consequences of technical failures (Event Tree Analysis)
	facilitate refinement of the hazard identification as new system details and levels are introduced (23) <i>using fault trees to link the top events to safety requirements to the system's functions, and formal verification of these requirements to identify the required</i>	refining the graphs in accordance with the new system details, and introducing new graphs associated with the new levels (Cause Consequence Diagrams/Event Tree Analysis)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<i>relationships between the system variables</i>	
	facilitate the determination of all safety related functions (24) <i>determining the safety requirements by linking them directly to the cut sets in the fault trees, thus associating the requirements with identified hazards and top events</i>	showing explicitly how safety functions prevent cut sets of the fault tree, or how the failure of a function can contribute to a hazard (Cause Consequence Diagrams)
		including the success and failure of functions as events in the event tree (Event Tree Analysis)
		showing how safety functions make specified unsafe states unreachable, and by modelling the failure of a function as a possible transition (Petri nets)
	facilitate the determination of the required safety integrity of all safety related functions (25) <i>using the formalised safety requirements, together with the functional dependencies defined by the constraints on allowed sequences of execution (i.e., the required partial order of the functions), to identify system functions that may have safety consequences in the event of failure</i>	providing a basis for deriving the THR for the identified hazards (Event Tree Analysis)
	support techniques for hazard identification, consequence analysis, and common cause failure analysis (26) <i>using fault tree analysis and theorem proving as techniques for hazard identification and impact analysis</i>	describing the relationships between combinations of basis events, sequences of events, and possible consequences (Cause Consequence Diagrams)
		describing the relationships between initiating events, sequences of events, and possible consequences (Event Tree Analysis)
	<i>supporting the fault tree analysis by formalising the relationship between the fault tree and the safety requirements and using this as a basis for formal verification of</i>	analysing the reachability of undesired states (Petri nets)
		using behaviour diagrams as a basis for identifying possible hazards (UML/SysML)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<i>the completeness of the safety requirements</i>	
	facilitate the identification of physical and information technology security threats that might have an impact on functional safety (27) <i>addressing security threats as possible causes of hazards and thus include security aspects in the risk assessment</i>	considering how possible threats that can contribute to events (Event Tree Analysis) using diagram types adapted to identifying threats, e.g. so-called misuse diagrams (UML/SysML)
	facilitate demonstration of the completeness of the safety requirements (29) <i>verifying the completeness of the safety requirements by formalising the fault trees and analysing them about any hazards (represented by cut sets) that are to be controlled by the system but not yet associated with any safety requirement</i>	providing means for ensuring and demonstrating completeness (Formal methods) demonstrating that all identified hazards are under control, and that all safety requirements are implemented (Traceability techniques/Data modelling)
	make it possible to identify the need for, and analyse the effectiveness of, safety functions or any other barrier (37) <i>identifying the need for safety features and other barriers through the fault tree analysis, where the barriers are directly associated with the cut sets</i> <i>analysing the effectiveness of the barriers by formalising the fault tree and verifying that all hazards are under control</i>	systematically analysing each identified hazard with respect to identifying and assessing the effectiveness of existing barriers or already defined safety functions or identifying the need for additional barriers or safety functions and deriving the safety requirements for these (Event Tree Analysis)
4: Specification of system requirements	facilitate the identification of safety requirements (33) <i>identifying safety requirements by associating these with the cut sets from the fault tree analysis</i>	identifying possible developments resulting in unsafe states (Petri nets)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<p>be traceable to/from the safety requirements (34)</p> <p><i>maintaining the traceability of the requirements as an inherent part of the methodology, especially in connection with formal design and verification</i></p> <p><i>tracing the hazard identification directly to the safety requirements through the fault tree's references to the safety requirements</i></p> <p><i>tracing safety requirements directly to the identified hazards and the top events these can lead to</i></p>	<p>maintaining traceability of requirements as an inherent part of the methodology, in particular in relation to formal design (refinement/reification) and verification (Formal methods)</p> <p>supporting forward and backward traceability of the requirements throughout the system lifecycle (Traceability techniques)</p>
	<p>have well-defined syntax and semantics, and otherwise suitable for tools support (47)</p> <p><i>providing tool support for formal specification, development, and verification</i></p>	tools support for formal specification, development and verification (Formal methods)
		tools support for checking critical system properties (Finite State Machines/State Transition Diagrams)
		tools support for automated verification (Model Checking)
		tools support for checking critical system properties (Petri nets)
		tools support for the representation and analysis of data and relationships between data, including the use of logic programming (Data modelling)
		a standardised set of diagram types (UML/SysML)
	<p>be possible to communicate to the different stakeholders (48)</p> <p><i>using abstraction to model the system and its functions in a way that facilitates understanding and communication</i></p>	facilitating precise, unambiguous descriptions (Formal methods)
		showing how a system moves from one state to another (Finite State Machines/State Transition Diagrams)
		modelling relevant aspects of the system behaviour (Petri nets)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<i>formulating safety requirements and functional requirements more generically than by direct use of the system variables</i> <i>formalising the relationship between the different levels of abstraction so that it is possible to communicate how requirements at different levels are related to each other</i>	showing which types of data are considered and how they are interrelated (Data modelling)
		providing different types of diagrams for representing different structural and behavioural views on the system (UML/SysML)
	be possible to review for completeness of the identified safety requirements (49) <i>proving that hazards are under control, for example by showing that all cut sets are contradicted by a safety requirement</i>	proving that hazards are controlled, e.g. by proving that all cut sets are inconsistent with some safety requirement (Formal methods)
		checking that the system has an action and new state for every input in every state (Finite State Machines/State Transition Diagrams)
		automatically checking that specified safety properties are invariant properties of the system or software (Model Checking)
		demonstrating that unsafe states are not reachable (Petri nets)
		verifying that all hazards are controlled by some safety requirement (Traceability techniques)
		representing the relationships between hazards and safety requirements (Data modelling)
	prevent inconsistent descriptions (50) <i>proving that each operation preserves the system invariants, and thus demonstrate that they are free of contradictions</i> <i>verifying that functions and types included in the definition are either specified in the same type/module or already specified, which prevents bidirectional</i>	proving that each operation preserves the system invariants thereby demonstrating their consistency (Formal methods)
		checking that only one state change is defined for each state/input pair (Finite State Machines/State Transition Diagrams)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<i>dependencies between different types/modules and generally reduces the likelihood of inconsistent specifications</i>	
	<p>facilitate unique identification of safety requirements (51)</p> <p><i>using the formalisation of the fault tree to ensure that each safety requirement is uniquely identified from the outset</i></p>	tracing each requirement individually, while allowing changes anywhere in their lifecycle (Traceability techniques)
	<p>support safety argumentation (52)</p> <p><i>formally verifying that the software meets specified functional safety requirements</i></p> <p><i>reviewing the safety aspects of specifications, design and program code</i></p> <p><i>tracing safety requirements throughout the system lifecycle and thus laying the foundation for complete verifications</i></p>	<p>formally verifying that the software fulfils the specified functional safety requirements (Formal methods)</p> <p>demonstrating that hazards are under control (Cause Consequence Diagrams/Event Tree Analysis)</p> <p>tracing the safety requirements through the system lifecycle and providing a basis for complete verifications (Traceability techniques)</p> <p>demonstrating that the system operations maintain intended invariant relationships between the data (Data modelling)</p>
	<p>be possible to assess with respect to the necessity and sufficiency of the level of detail (53)</p> <p><i>formulating safety requirements directly based on the cut sets from the fault tree analysis</i></p> <p><i>Differentiating between the safety requirements and other requirements in the establishment of the functional requirements, in the sense of necessary and sufficient requirements, respectively</i></p> <p><i>automatically generating necessary and sufficient sets of proof cases</i></p>	-
	be unambiguous (56)	using formal notations (Formal methods)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<i>using formal notation</i>	
	use adequate notation (57) <i>using formal mathematics where a rigorous treatment is required</i>	using formal mathematics where a rigorous treatment is required (Formal methods)
		using pre- and post-conditions to specify and verify program correctness (Formal proofs)
		using Boolean logic to describe logical relationships between program variables (Decision tables)
		using state transition diagrams to show how a system moves from one state to another (Finite State Machines/State Transition Diagrams)
		using networks of places and transitions to model relevant aspects of the system behaviour (Petri nets)
		using change history trees to visualise the development of requirements (Traceability techniques)
		providing different types of diagrams for representing different structural and behavioural views on the system (UML/SysML)
	use well-defined terms and graphical elements (58) <i>using a specification language where all elements have a well-defined form, function and meaning</i>	using formal notations (Formal methods)
5: Architecture and apportionment of system requirements		using networks of a small set of predefined graphical elements (Petri nets)
		a standardized general-purpose modelling language (UML/SysML)
	be able to show the functions and structure of hardware and software to any level of detail (6) <i>modelling the system's structure and behaviour at different levels of detail in the same notation</i>	separating between the structure and behaviour of software, while showing how they are interrelated (UML/SysML)
	facilitate apportionment of the RAMS requirements to the different	structure diagrams (UML/SysML)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<p>subsystems and components, based on a precise definition of the process boundaries and boundary conditions (30)</p> <p><i>identifying system functions that can have safety consequences in the event of failure, and handle related safety-related functions in the same component with the same level of safety integrity</i></p>	
	<p>facilitate the derivation of tolerable hazards rates (THR) and, where relevant, tolerable unsafe functional failure rates (TFFR), at any system level (31)</p> <p><i>deriving tolerable hazard rates in accordance with EN 50126</i></p>	<p>providing a basis for deriving THR and TFFR for hazards at the given system level, considering hazards at one level to be a possible cause of hazards in other subsystems or at a higher system level (Event Tree Analysis)</p>
	<p>support the systematic breakdown of safety targets (THR/TFFR), as appropriate for the allocation of safety integrity levels (SIL) (32)</p> <p><i>allocating the safety targets in accordance with EN 50126</i></p>	<p>structure diagrams (UML/SysML)</p>
	<p>facilitate the analysis of functional independence and common cause failures (38)</p> <p><i>formally analysing functions' interdependence and common causes of failure</i></p>	<p>facilitating the analysis by means of diagrammatic descriptions (UML/SysML)</p>
	<p>facilitate the demonstration of independence among functions (42)</p> <p><i>demonstrating the mutual independence of functions by analysing the constraints on allowed sequences of execution (i.e., the required partial order of the functions)</i></p>	

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<p>facilitate the demonstration of independence from common random causes (43)</p> <p><i>analysing the potential consequences of failures in input shared by separate computation channels</i></p>	
	<p>facilitate the demonstration of independence from common systematic causes (44)</p> <p><i>analysing the effectiveness of barriers to common systematic causes, such as diverse specifications of the same function or diverse functions dealing with the same hazard</i></p>	
6: Design and implementation	<p>be possible to refine into design descriptions that verifiably implement the functional requirements (35)</p> <p><i>formally verifying the functional specification against the safety requirements</i></p> <p><i>using the safety requirements as a guide to the implementation of the functional specification</i></p>	providing means for formal design (refinement/reification) and verification (Formal methods)
		letting the design be guided by formal proofs of its correctness (Formal proofs)
		providing a technique for refining implementations in a way that allows proof of their correctness with respect to the specification (VDM – Vienna Development Method)
		facilitating formal development of data oriented, sequential systems (Z notation)
		facilitating the management of requirements traceability through the different design steps(Traceability techniques)
		facilitating automatic code generation from high-level programs (UML/SysML)
	make it possible to determine how a function can be made fail-safe, if at all possible (36)	introducing safety requirements in terms of invariant relationships that preclude the cut sets (Cause Consequence Diagrams)

RAMS phase	Models and techniques should	(Semi-)Formal methods contribute by
	<i>demonstrating the fail-safety of relays associated with the system, based on specification of their normal position</i>	analysing the reachability of unsafe states (Finite State Machines/State Transition Diagrams)
	support the explanation of the technical principles which assure the safety of the design (39) <i>formally proving that the engineering design meets specified safety requirements</i>	facilitating the explanation by means of diagrammatic descriptions (UML/SysML)
	facilitate the demonstration of the effectiveness of safety functions and barriers (40)	proving that specified safety properties hold as invariant functional properties of the system or software (Formal methods)
	<i>demonstrating the effectiveness of the safety functions through the formalisation and automated analysis of the fault trees, where the safety functions are represented through the safety requirements</i> <i>proving that specified safety properties are invariant functional properties of the system or software</i>	associating safety functions to the cut sets (Cause Consequence Diagrams)
		including the success and failure of the safety functions in the event trees (Event Tree Analysis)
		demonstrating that the safety functions prevent the reachability of unsafe states (Finite State Machines/State Transition Diagrams)
		analysing the safety properties of distributed systems (Petri nets)
		facilitating the demonstration by means of diagrammatic descriptions (UML/SysML)
	facilitate the analysis of the effects of faults as appropriate for the safety demonstration (41)	demonstrating that single faults cannot individually cause hazards (Cause Consequence Diagrams)
	<i>analysing the effects of failures by formally verifying the necessary relationships between the system variables</i>	modelling faults as transitions and thereby including them in the analysis of the behaviour of the modelled system (Petri nets)
		facilitating the analysis by means of diagrammatic descriptions (UML/SysML)

6 SYSML TO PROMELA TRANSFORMATION FOR FORMAL VERIFICATION

6.1 TRANSFORMATION METHODOLOGY OVERVIEW

The railway signalling domain represents one of the most safety-critical applications in modern transportation systems, where behavioural correctness is not merely desirable but legally mandated under standards such as EN 50716 (replaces EN 50128 [31]) and CENELEC [42]. The complexity of modern railway signalling systems, which must coordinate multiple subsystems including train detection, track management, interlocking logic, and communication protocols, necessitates rigorous verification methodologies beyond traditional testing approaches. In this context, formal verification using model checking techniques offers a systematic approach to exhaustively verify system properties and detect potential safety violations that might elude conventional validation methods.

The systems engineering discipline has widely adopted SysML (Systems Modeling Language) [3] as the standard notation for specifying system architectures and behaviours. SysML state machines, which extend UML [43] state machine semantics with systems engineering constructs, provide an expressive formalism for capturing complex behavioural specifications including hierarchical state structures, concurrent regions, and event-driven transitions. However, SysML models themselves are not directly amenable to formal verification—they serve primarily as specification and documentation artefacts. To enable formal verification, these high-level behavioural specifications must be transformed into verification-oriented modeling languages that can be processed by model checking tools.

This chapter presents a systematic transformation methodology developed to bridge the gap between SysML behavioural specifications and Promela verification models. Promela (Process Meta Language) [24] serves as the input language for the SPIN [25] model checker, an established model checking tool in industrial practice. SPIN has been successfully applied to verify concurrent systems in telecommunications, aerospace, and embedded systems domains, making it a suitable choice for railway signalling verification. The transformation methodology described herein enables automatic generation of Promela models from SysML state machines, preserving structural and behavioural semantics while adapting to the distinct modeling paradigms of the two languages.

The railway signalling system under analysis comprises 13 state machines responsible for distinct functional domains. Primary power management state machines (F_EST family) monitor voltage supply and coordinate system startup/shutdown sequences. Communication protocol state machines (F_P3_SR, F_SCI family) implement safety-critical data exchange protocols ensuring message integrity and timeliness. Signal management state machines (S_SCI family) coordinate signal aspect presentation and track occupancy detection. Utility state machines (PulsedBoolAdapter, StringMerger family) provide auxiliary functions including data type adaptation and message formatting.

This distributed architecture reflects the modular design principle common in railway safety systems, where functional decomposition enables independent verification of subsystem behaviours before system-level integration testing. Each state machine operates as an autonomous reactive component, responding to events from its environment (sensor inputs, timer expirations, communication messages) and generating outputs affecting other system components. The hierarchical composition of state machines, where complex states contain nested substates

representing operational modes or protocol phases, provides natural abstraction levels matching the system's functional decomposition.

The central challenge addressed by this work stems from the semantic gap between SysML's specification-oriented modeling paradigm and Promela's verification-oriented execution semantics. SysML state machines support rich notational constructs including composite states with nested regions, junction and choice pseudostates, guard conditions expressed in natural language or constraint languages, and action specifications potentially referencing external data models. Promela, in contrast, provides a minimalist concurrent programming language focused on explicit state space exploration, with direct support for message passing channels, atomic sections, and temporal logic property specifications.

Several specific technical challenges arise in this transformation context:

- **Hierarchical State Machine Semantics:** SysML composite states exhibit inheritance-like semantics where substates implicitly inherit outgoing transitions from their parent states. This means an event occurring while the system occupies a substate may trigger a transition defined at the parent level, overriding any substate-specific transitions. Promela lacks native support for hierarchical state machines, requiring explicit encoding of parent-child relationships and transition inheritance patterns.
- **Guard Condition Interpretation:** SysML guards may reference system variables, timing constraints, or complex logical expressions. The transformation must extract guard structures from SysML models (where they may be embedded as OCL [44] constraints, natural language annotations, or references to external constraint specifications) and represent them as Boolean variables in Promela. The semantic interpretation of when guards are evaluated and updated requires domain-specific knowledge not captured in the SysML model itself.
- **Event Modeling Paradigm Mismatch:** SysML treats events as abstract occurrences triggering state transitions, with event handling semantics defined by the UML specification (event pools, run-to-completion semantics). Promela provides message-passing channels as the primary inter-process communication mechanism. The transformation must map SysML's implicit event handling to Promela's explicit channel communication primitives while preserving the intended event consumption semantics.
- **Scalability and State Space Management:** While SysML models can abstractly represent unbounded behaviors (e.g., "repeat until condition holds"), Promela models must be finite-state to enable model checking. The transformation must ensure generated models maintain finite state spaces while preserving essential behavioral characteristics, potentially through abstraction of data domains or iteration bounds.

6.1.1 Contribution and Approach Overview

This work presents a systematic 4-stage transformation pipeline that addresses these challenges through careful architectural design and semantic mapping strategies. The transformation achieves complete structural preservation of state machine elements while explicitly scoping behavioral aspects into Phase 1 (structural transformation) and Phase 2 (semantic enrichment). This phased approach reflects practical engineering considerations: structural correctness forms the foundation for meaningful semantic verification, and independent validation of transformation stages enables systematic debugging and quality assurance.

The methodology's key contributions include:

1. Automated end-to-end transformation pipeline from SysML XMI representations to syntactically valid Promela models, eliminating manual translation errors and enabling rapid iteration during model refinement.
2. Explicit parent event propagation encoding that correctly implements UML/SysML composite state inheritance semantics in Promela's flat state space model, preserving safety-critical parent-level transitions such as emergency shutdown sequences.
3. Hierarchical naming convention enabling bidirectional traceability between source SysML elements and generated Promela constructs, facilitating verification result interpretation and model maintenance.
4. Systematic guard extraction mechanism identifying all conditional transition guards from SysML attributes, ensuring their structural presence in verification models as a foundation for subsequent semantic modeling.

The transformation was validated on a railway signaling system comprising 13 state machines spanning simple utility components (2-3 states) to complex protocol handlers (15-19 states), demonstrating scalability across complexity levels. All generated models compile successfully using SPIN and demonstrate correct structural properties through initial verification runs.

6.1.2 Objectives and Scope

The transformation methodology was developed to address the challenge of formally verifying complex SysML behavioral models used in railway signalling systems. The objectives were refined through iterative prototyping and reflect the inherent complexity of achieving both completeness and correctness.

Primary Objective 1: Structural Fidelity Preservation

The foremost objective mandates complete preservation of state machine structure as specified in source SysML models. Structural fidelity encompasses several distinct aspects that collectively define the state machine's architectural skeleton:

- **State Element Completeness:** Every state defined in the SysML model, whether regular states, composite states containing nested substates, or pseudostates serving special roles in control flow, must appear in the generated Promela model. No states may be omitted, merged, or split unless such transformations are explicitly documented as semantic-preserving optimizations. The transformation achieves this through exhaustive traversal of SysML region hierarchies, identifying all subvertex elements regardless of nesting depth.
- **Containment Relationship Preservation:** For composite states, the parent-child containment relationships defining which states are nested within others must be accurately captured. While Promela lacks native composite state constructs, this information is preserved through hierarchical state naming schemes and explicit tracking of parent-child relationships during transition generation. This preservation is critical for subsequent verification activities where understanding state context influences property specification and result interpretation.
- **Transition Topology Accuracy:** The complete graph structure of state transitions (which states connect to which others, under what triggering events and guard conditions) must match the SysML specification. This includes preserving transitions from initial pseudostates (defining

entry points), transitions through junction and choice pseudostates (defining conditional branching), and transitions to final states (defining termination conditions). Topology preservation enables verification of reachability properties: any state reachable in the SysML model must be reachable in the Promela model under corresponding execution conditions.

- **Pseudostate Semantic Preservation:** SysML defines multiple pseudostates types (initial, junction, choice, fork, join, entry point, exit point, terminate) each with specific semantics. The transformation must recognize each pseudostate type and generate appropriate Promela constructs matching those semantics. For example, junction pseudostates represent decision points where exactly one outgoing transition fires based on guard evaluation, requiring deterministic guard-based selection in Promela rather than non-deterministic choice.

The achievement of structural fidelity was validated through multiple independent mechanisms: automated consistency checking comparing SysML and Promela element counts, manual inspection of state machines, and cross-validation of transition topology using graph comparison algorithms.

Primary Objective 2: Formal Verification Enablement

Beyond structural preservation, the transformation must generate Promela models that are not merely syntactically correct but genuinely useful for formal verification activities. This objective imposes several specific requirements on the generated models:

- **Semantic Executability:** Generated models must execute meaningfully when run through SPIN's simulator or verifier. This means the state machine must have well-defined initial states, transition guards must be evaluable (even if initially stubbed), and the model must not immediately deadlock or produce trivial executions. Initial verification runs confirmed that all generated models execute and explore portions of their state spaces, even without full semantic enrichment.
- **Property Verification Readiness:** The generated models must provide sufficient structure (well-formedness) to enable specification and verification of safety and liveness properties. Safety properties (assertions about conditions that must always or never hold) require states to be representable in LTL formulas. Liveness properties (assertions about eventual conditions or progress) require recognition of accepting states and cycle detection. The transformation shall ensure that states are declared in enumerated types enabling LTL references, and provides clearly marked terminal states for liveness analysis.
- **Scalability to Model Checking:** Model checking suffers from state space explosion, where the number of reachable system states grows exponentially with model complexity. Generated models must employ techniques limiting state space growth: using bounded data types rather than unbounded integers, employing message channels with appropriate buffer sizes, and avoiding unnecessary non-determinism. The transformation generates compact state representations and employs synchronous channels (zero buffer capacity) minimizing state vector sizes.

Primary Objective 3: Bidirectional Traceability

Traceability—the ability to relate elements between source and target models—serves multiple purposes in safety-critical system development. Regulatory standards such as DO-178C and ISO 26262 mandate traceability between requirements, specifications, implementations, and verification artifacts. The transformation methodology supports such traceability requirements through:

- **Verification Result Interpretation:** When SPIN reports a property violation, the error trail references Promela states and transitions. Engineers must translate these references back to corresponding SysML elements to understand what system behavior caused the violation. Without clear traceability, verification results become difficult to interpret.
- **Model Maintenance and Evolution:** As system requirements evolve, SysML specifications change accordingly. The transformation must be re-executed to regenerate Promela models. Clear traceability enables impact analysis: which Promela constructs are affected by a specific SysML change? This informs verification strategies, indicating which properties require re-verification.
- **Cross-Model Consistency Checking:** During iterative development, SysML models and Promela models may be independently modified. Traceability enables consistency checking algorithms to identify divergence between model versions, flagging areas requiring reconciliation.

The transformation implements traceability through hierarchical naming conventions embedding parent state names in substate identifiers, preservation of SysML identifiers in Promela comments, and maintenance of transformation logs documenting which Promela constructs derived from which SysML elements.

Primary Objective 4: Scalability Across Complexity Levels

Railway signalling systems exhibit variation in state machine complexity. Utility components like Boolean value adapters require only 2-3 states with minimal transition logic. Protocol handlers implementing complex handshaking sequences may require 15-20 states with extensive conditional logic. The transformation methodology must handle this complexity spectrum without requiring customization or manual intervention per state machine.

Scalability manifests in several dimensions:

- **Structural Scalability:** The transformation must efficiently process state machines with varying numbers of states (2 to 19 in this study), transitions, and nesting depths.
- **Semantic Scalability:** Complex state machines employ constructs like junction cascades (multiple sequential decision points), parallel regions (orthogonal concurrent behaviors), and deep state hierarchies. The transformation architecture must accommodate these constructs without ad-hoc special-case handling for each complexity pattern encountered.
- **Automation Scalability:** For systems with multiple state machines, manual transformation becomes infeasible. The methodology must support fully automated batch processing, generating verification models for entire state machine populations without human intervention. This includes automated dependency resolution, naming conflict avoidance, and documentation generation.

Recognizing the inherent complexity of complete SysML-to-Promela transformation, the methodology employs a phased development approach clearly delineating what is addressed in Phase 1 (current work) versus what is deferred to Phase 2 (future semantic enrichment).

Phase 1 Scope: Structural Transformation and Control Flow Preservation.

Phase 1 focuses exclusively on structural and control flow aspects—the architectural skeleton of state machine behavior. Specifically, Phase 1 addresses:

State Hierarchy and Composition Structures: Complete extraction and preservation of all states, including their classification (simple, composite, pseudostate types), nesting relationships (which states contain which others), and region structures (for states with orthogonal regions). This information is captured in hierarchical AST representations and reflected in generated Promela code through naming conventions and code organization.

Transition Topology and Connectivity: Exhaustive identification of all transitions including their source and target states, enabling reconstruction of the complete state transition graph. This ensures that any execution sequence possible in the SysML model has a corresponding sequence in the Promela model (though the reverse may not hold if semantic gaps prevent certain transitions from firing).

Event Trigger Identification: Extraction of all events that trigger transitions, including their names, types (signal events, call events, change events, time events), and parameters. Events are modeled as Promela channels, with channel names derived from event identifiers ensuring uniqueness and traceability.

Guard Condition Extraction: Systematic identification of guard conditions attached to transitions, extracting their identifiers and textual representations. Guards are declared as Boolean variables in Promela, establishing their structural presence even though their evaluation logic is not yet modeled. This extraction is non-trivial, as SysML tools may embed guard references in various XMI [26] structures depending on tool vendor and UML profile version.

Pseudostate Semantics Translation: Interpretation of pseudostate semantics, particularly for junction and choice nodes. Junctions require deterministic guard-based selection (exactly one outgoing transition fires), while choice nodes may allow non-deterministic selection. The transformation identifies these distinctions and generates appropriate Promela if-then-else structures.

Parent Event Propagation for Composite States: Implementation of UML/SysML composite state inheritance semantics where substates inherit outgoing transitions from parent states. When a system is in a substate and an event occurs that triggers a parent-level transition, that transition fires even though its source is the parent, not the current substate. This semantic nuance is safety-critical: emergency shutdown transitions defined at top-level composite states must preempt any substate-specific processing. The transformation explicitly encodes this by replicating parent transitions in all substate handlers, with clear marking to indicate their inherited nature.

Phase 2 Scope: Semantic Enrichment and Behavioral Completeness

Phase 2, planned as future work building upon Phase 1 foundations, addresses behavioral semantics, i.e., the operational logic giving meaning to the structural skeleton. Specifically, Phase 2 will address:

Guard Condition Evaluation Logic: Development of executable semantics for guard conditions, translating textual guard expressions (potentially in OCL, natural language, or pseudo-code) into Promela Boolean expressions. This requires domain knowledge beyond what is captured in SysML: What system variables influence guard evaluation? When are guards re-evaluated? What are the semantics of temporal guards ("elapsed time > 5 seconds")? Guard modeling may employ abstraction techniques where exact guard logic is replaced by non-deterministic choices over guard outcomes, enabling verification of behaviors across all possible guard evaluations.

Action Body Translation: Interpretation and translation of action specifications attached to transitions (effects), states (entry/exit/do activities), and events. Actions may manipulate system variables,

generate output events, or invoke operations on external objects. Phase 2 must determine which actions are verification-relevant (affecting control flow or safety properties) versus implementation details (logging, UI updates), translating the former and abstracting the latter.

Environment and Event Generation Modeling: Development of environment models generating external events that drive state machine execution. Without environment models, state machines cannot fully execute: they reach states waiting for external events that never arrive, resulting in incomplete state space exploration. Environment models may be derived from system context diagrams, use cases, or operational scenarios. These models may be non-deterministic, allowing arbitrary event orderings within realism constraints.

Timing Constraint Modeling: Incorporation of temporal properties including timeout transitions, deadline requirements, and real-time response constraints. This requires extending Promela models with timer variables and tick events, potentially employing time abstraction techniques to manage state space explosion from timer granularity.

Inter-State-Machine Communication: Modeling of event exchanges and shared variable access between multiple state machines. Individual state machine verification establishes component-level properties; system-level verification requires composing multiple state machines with appropriate concurrency control and event routing semantics.

Data Flow and Variable State Modeling: Extension from control flow verification to data flow verification, modeling how data variables evolve during state machine execution. This enables verification of data-dependent properties.

Phase 2 activities require iterative refinement based on verification results from Phase 1 models.

6.1.3 Four-Stage Transformation Pipeline Architecture

The transformation methodology employs a multi-stage pipeline architecture inspired by compiler design principles. Modern compilers decompose the translation process from source language (e.g., C) to target language (e.g., x86 assembly) into multiple passes, each performing a specific transformation on an intermediate representation. This architecture offers several advantages over monolithic "big bang" transformation: each stage can be independently validated, intermediate representations can be inspected for debugging, and stages can be reused for different target languages.

The SysML-to-Promela transformation pipeline consists of four stages, each consuming the output of its predecessor and producing increasingly refined representations:




Figure 20: Transformation pipeline

Stage 1: XMI Parsing and Raw AST Construction

The first stage consumes SysML state machine specifications serialized in XMI (XML Metadata Interchange) format. XMI is the standard interchange format for UML and SysML models, supported by all major modeling tools including MagicDraw, Enterprise Architect, Papyrus, and Rhapsody. While XMI promises interoperability, reality is more complex: different tools generate XMI with varying structure, attribute names, and conformance to UML/SysML metamodel specifications. Additionally, XMI includes enormous amounts of metadata (layout information, styling, tool-specific annotations) irrelevant to behavioural semantics.

Stage 1 addresses these challenges through tolerant parsing strategies:

Flexible XMI/JSON Input Processing: The pipeline accepts XMI in either native XML format [45] or JSON-converted format (where XML has been preprocessed into JSON for easier manipulation). JSON representation simplifies parsing logic and enables direct manipulation using standard Python data structures.

Element Type Detection by Pattern Matching: Rather than assuming specific XMI structure, Stage 1 employs pattern matching to identify element types. For example, state machine elements are identified by checking for tags like `ownedBehavior` with attributes containing `StateMachine` in their

type string, or nodes with `xmi:type="uml:StateMachine"`. This flexibility enables processing XMI from different tool vendors.

Recursive Tree Traversal: State machines exhibit hierarchical structure with arbitrary nesting depths (regions contain states, which may be composite states containing further regions). Stage 1 employs recursive descent parsing, maintaining a path context enabling later reconstruction of containment relationships.

Attribute Preservation: All attributes encountered during parsing, even those not immediately understood, are preserved in the raw AST. This "pack-rat" strategy ensures that later stages can access any information potentially relevant, even if Stage 1 didn't recognize its significance.

The output of Stage 1 is a raw AST stored as JSON, consisting of nested dictionaries representing state machine elements with their attributes and children. This representation is inspectable using standard JSON viewers, facilitating debugging when transformations don't behave as expected. Validation confirms that all expected element types (states, transitions, regions, pseudostates) are present with non-null identifiers.

Stage 2: Hierarchy Extraction and Dependency Graph Construction

Stage 2 interprets the raw AST to extract semantic relationships not explicitly represented in XMI structure. XMI stores state machines as relatively flat lists of elements with references between them; Stage 2 reconstructs the intended hierarchical structure and builds a dependency graph capturing relationships.

Parent-Child Relationship Reconstruction: Composite states contain regions, which contain substates. However, XMI may represent this through indirect references: a state element references a region ID, which references substate IDs. Stage 2 traverses these reference chains, constructing explicit `parent_id` and `children_list` attributes enabling direct navigation of the hierarchy.

Transition Source/Target Resolution: Transitions reference source and target states by ID. Stage 2 resolves these references, validating that referenced states exist and are compatible (e.g., transitions cannot target pseudostates incompatible with incoming transitions like initial nodes). Resolution failures indicate malformed source models or tool export bugs.

Event and Guard Reference Linking: Transitions may reference events and guards defined elsewhere in the model or in external libraries. Stage 2 attempts to resolve these references, building catalogues of known events and guards. Unresolved references are flagged but don't halt transformation; they may represent events defined in system context outside the state machine's scope.

Dependency Graph Generation: Stage 2 builds a formal dependency graph with nodes representing states, transitions, events, and guards, and edges representing relationships (contains, triggers, guards, `source_of`, `target_of`). This graph representation enables graph algorithms for analysis: cycle detection, reachability analysis, and dead state identification.

Output includes an enhanced hierarchical AST with all references resolved and a separate dependency graph in JSON format. Both artifacts include human-readable sections documenting detected issues (dangling references, unreachable states, unused guards) guiding model refinement.

Stage 3: Behavioural Analysis and Semantic Annotation

Stage 3 performs behavioural analysis, extracting information required for correct Promela generation but not directly represented in XML. This stage embodies transformation-specific intelligence, implementing rules about how SysML constructs map to Promela.

Guard Extraction from Multiple Sources: Guards may be specified in transition attributes, nested constraint elements, or referenced external constraints. Stage 3 searches all possible locations, extracting guard identifiers, expressions (when textually present), and metadata (language, specification type). Successful extraction of all 52 guards across 13 state machines validated the robustness of this multi-source strategy.

Parent Event Propagation Analysis: For each composite state, Stage 3 identifies outgoing transitions and determines which substates require propagation of those transitions. The analysis considers hierarchical depth: a transition at a top-level composite state must propagate to nested substates at any depth within that composite. Stage 3 annotates each state with a `parent_transitions` list enabling Stage 4 to generate appropriate Promela code.

Junction and Choice Semantics Resolution: Junction nodes require deterministic guard-based selection, while choice nodes may use non-deterministic selection or probabilistic selection. Stage 3 analyzes the pattern of outgoing transitions from each pseudostate, determining whether all transitions have guards (deterministic) or some lack guards (potentially non-deterministic). This information drives Promela if-statement generation.

Hierarchy Reporting for Human Review: Stage 3 generates human-readable reports (`hierarchy_report.txt`) describing the state machine structure in indented text format. These reports facilitate manual verification that the extracted hierarchy matches the original SysML diagrams, providing confidence in transformation correctness.

Stage 3 outputs include the fully annotated AST ready for code generation and analysis reports suitable for inclusion in verification documentation.

Stage 4: Promela Code Generation

The final stage generates syntactically valid Promela code from the enriched AST. This stage implements the core SysML-to-Promela semantic mapping, making critical decisions about how high-level SysML constructs are realized in Promela's lower-level primitives.

State Enumeration Generation: Promela uses enumerated message types (`mtype`) for symbolic constants including state names. Stage 4 generates an `mtype:state` declaration listing all states with hierarchical naming. The naming convention `PARENT_CHILD` for nested states ensures uniqueness (no collisions between substates in different composites) and traceability (names reflect containment structure).

Event Channel Declarations: Each unique event triggers generation of a Promela channel declaration. Channels are declared as synchronous (zero buffer capacity): `chan event_X = [0] of {bit}`. This ensures events are not queued. A sender blocks until a receiver consumes the event, matching SysML's run-to-completion semantics where the system fully processes one event before accepting another.

Guard Variable Declarations: All extracted guards are declared as Boolean variables, initialized to false. While this initialization means guard-dependent transitions won't initially fire, the declarations establish structural presence enabling Phase 2 guard modeling to simply populate evaluation logic without modifying the code generation framework.

State Machine Process Generation: The core of Stage 4, this component generates a Promela active proctype (always-running process) implementing the state machine. The process consists of:

1. *Initialization section* setting `current_state` to the initial state (determined by finding the target of the initial pseudostate).
2. *Main loop* (do ... od) iterating forever, implementing reactive behavior.
3. *State handler sections* for each state, using Promela's guarded command syntax (`:: condition -> actions`) to implement event-driven transitions.
4. *Parent transition propagation* where substates include transition handlers for parent-level events, marked with comments `/* Parent state transition */` for traceability.

Generated code includes extensive comments documenting source element IDs, state containment relationships, and transition purposes. These comments are technically redundant (not affecting execution) but invaluable for human comprehension and debugging.

Validation and Output: Stage 4 concludes by invoking SPIN to compile the generated model, confirming syntactic correctness. The final output is a complete Promela verification model ready for property specification and verification.

6.2 IMPLEMENTATION ARCHITECTURE

6.2.1 Software Components and Modular Design

The transformation pipeline is implemented as a modular Python-based toolchain, leveraging Python's strengths in rapid prototyping, rich standard library, and clear readable syntax. The implementation architecture follows software engineering best practices including separation of concerns, single-responsibility principle, and explicit dependency management.

Component Overview and Responsibilities:

Table 10: Component overview and responsibilities

Component	Responsibility	Input Format	Output Formal
<code>hierarchical_extractor.py</code>	Stages 1-2: XMI parsing, AST construction, hierarchy extraction	JSON (converted XMI)	Hierarchical AST (JSON)
<code>dependency_graph_builder.py</code>	Stage 3: Dependency graph construction, behavioural analysis, report generation	Hierarchical AST (JSON)	Dependency graph (JSON), Analysis reports (TXT)

promela_generator.py	Stage 4: Promela code generation with semantic mapping	Hierarchical AST + dependency graph	Promela model (.pml)
transform_sm.py	Pipeline orchestration: end-to-end workflow execution	State machine index/name	All transformation artifacts
visualizer.py	Optional visualization: Generate Mermaid diagrams, DOT graphs	Hierarchical AST	Mermaid (MD) [46], GraphViz (DOT) [47]

1. hierarchical_extractor.py: AST Construction with Dataclass Models

The hierarchical extractor implements Stages 1-2, transforming JSON-formatted XML into a structured hierarchical AST. The implementation employs Python dataclasses to define strongly-typed data models for state machine elements, providing better code documentation and enabling IDE autocomplete support compared to raw dictionary manipulation.

Core Data Models (excerpt):

```
@dataclass
class State:
    """Represents a state in the state machine"""
    id: str
    name: str
    kind: str # 'simple', 'composite', 'initial', 'junction', 'choice', 'final'
    parent_id: Optional[str] = None
    children: List[str] = field(default_factory=list)
    outgoing_transitions: List[str] = field(default_factory=list)
    incoming_transitions: List[str] = field(default_factory=list)
    entry_action: Optional[Action] = None
    exit_action: Optional[Action] = None
    do_activity: Optional[Action] = None
    attributes: Dict[str, Any] = field(default_factory=dict)

@dataclass
class Transition:
    """Represents a transition between states"""
    id: str
    source_id: str
    target_id: str
    triggers: List[Event] = field(default_factory=list)
    guard: Optional[Guard] = None
    effect: Optional[Action] = None
    attributes: Dict[str, Any] = field(default_factory=dict)

@dataclass
class StateMachine:
    """Top-level state machine container"""
    name: str
```

```
id: str
all_states: Dict[str, State]
transitions: List[Transition]
regions: List[Region]
```

These dataclasses provide type-safe access to state machine elements, replacing error-prone dictionary key lookups with attribute access. Python's type hints enable static analysis tools (mypy, pylint) to catch type errors before runtime.

Recursive Hierarchy Extraction Algorithm:

The core extraction algorithm employs recursive descent to handle arbitrary nesting depths:

```
def _extract_region(self, region_node: Dict, parent_state_id: Optional[str]) -> Region:
    """Recursively extract a region and all its substates"""
    region = Region(id=region_node['attributes']['id'],
                    name=region_node['attributes'].get('name', 'region'),
                    parent_state_id=parent_state_id)

    # Find all subvertex elements (states, pseudostates) in this region
    for child in region_node.get('children', []):
        if child['tag'] == 'subvertex':
            state = self._parse_state(child, parent_state_id)
            self.state_machine.all_states[state.id] = state
            region.states.append(state.id)

        # Recurse if this is a composite state with nested regions
        if state.kind == 'composite':
            for subregion_node in child.get('children', []):
                if subregion_node['tag'] == 'region':
                    subregion = self._extract_region(subregion_node, state.id)
                    state.children.append(subregion.id)

    return region
```

This recursive structure naturally handles hierarchies of arbitrary depth, automatically propagating parent context (parent_state_id) to nested elements.

Guard Extraction from Attribute References:

A critical implementation detail is guard extraction from transition attributes. Different SysML tools embed guard references in varying ways; the implementation checks multiple possible locations:

```
def _parse_guard(self, node: Dict, transition_attrs: Dict = None) -> Optional[Guard]:
    """Parse a guard condition from multiple possible locations"""

    # Strategy 1: Check if guard reference is directly in transition attributes
    # This is the most common pattern for Cameo/MagicDraw exports
    if transition_attrs and 'guard' in transition_attrs:
        guard_id = transition_attrs['guard']
        return Guard(id=guard_id,
                    raw_expression='', # Will be populated if found in children
                    specification_id=guard_id,
```

```

        language='natural')

# Strategy 2: Check for nested Constraint elements
# This pattern is used by Enterprise Architect and Papyrus
for child in node.get('children', []):
    if 'Constraint' in child.get('attributes', {}).get('type', ''):
        for spec_child in child.get('children', []):
            if spec_child.get('tag') == 'specification':
                body = spec_child.get('attributes', {}).get('body', '')
                if body:
                    return Guard(id=child['attributes']['id'],
                                raw_expression=body,
                                specification_id=child['attributes']['id'],
                                language=spec_child['attributes'].get('language',
'natural'))

return None

```

This multi-strategy approach successfully extracted all 52 guards from the test corpus, demonstrating robustness across tool variations.

2. dependency_graph_builder.py: Graph Construction and Analysis

The dependency graph builder implements Stage 3, consuming the hierarchical AST and producing two outputs: a formal dependency graph and human-readable analysis reports. The dependency graph provides a complementary view of the state machine structure, enabling graph-theoretic analyses.

Graph Structure Definition:

```

class DependencyGraph:
    """Graph representation of state machine dependencies"""
    def __init__(self):
        self.nodes: Dict[str, Node] = {} # node_id -> Node
        self.edges: List[Edge] = []

class Node:
    """Graph node representing a state machine element"""
    def __init__(self, id: str, type: str, attributes: Dict):
        self.id = id
        self.type = type # 'state', 'transition', 'event', 'guard', 'region'
        self.attributes = attributes
        self.outgoing_edges: List[Edge] = []
        self.incoming_edges: List[Edge] = []

class Edge:
    """Graph edge representing a relationship"""
    def __init__(self, source_id: str, target_id: str, type: str):
        self.source_id = source_id
        self.target_id = target_id
        self.type = type # 'contains', 'triggers', 'guards', 'sources', 'targets'

```

The graph representation enables standard graph algorithms:

Reachability Analysis: Determining which states are reachable from the initial state under any execution sequence. Unreachable states indicate modeling errors or optimization opportunities (dead code elimination).

Strongly Connected Components: Identifying state groups where every state is reachable from every other state in the group. SCCs highlight cyclic behavior patterns and potential liveness issues.

Critical Path Analysis: Identifying state sequences that must be traversed to reach safety-critical states, informing test case prioritization.

Human-Readable Report Generation:

The dependency graph builder generates multiple reports facilitating human review:

```
hierarchy_report.txt: Indented tree structure showing state containment
state_machine_tree.txt: ASCII-art visualization of state hierarchy
transition_table.txt: Tabular listing of all transitions with triggers/guards
event_catalogue.txt: Complete list of events with usage statistics
```

These reports proved invaluable during validation, enabling quick visual confirmation that extracted structures matched source SysML diagrams.

3. promela_generator.py: Semantic Mapping to Promela

The Promela generator implements Stage 4, the core semantic transformation. This component embodies the majority of SysML-to-Promela mapping decisions and required the most refinement during development.

Template-Based Code Generation Architecture:

The generator employs a template-based approach where Promela code is assembled from predefined templates populated with state machine-specific data:

```
class PromelaGenerator:
    def generate(self) -> str:
        """Generate complete Promela model"""
        sections = []

        sections.append(self._generate_header())
        sections.append(self._generate_event_channels())
        sections.append(self._generate_state_enumeration())
        sections.append(self._generate_guard_declarations())
        sections.append(self._generate_state_machine_process())

        return '\n\n'.join(sections)

    def _generate_state_enumeration(self) -> str:
        """Generate mtype:state declaration"""
        lines = ['/* Hierarchical State Enumeration */', 'mtype:state = {}']

        state_names = []
        for state_id, state in self.state_machine.all_states.items():
            enum_name = self._get_state_enum_name(state_id)
            comment = f" // {state.kind}"
```

```

        if state.parent_id:
            parent_name = self.state_machine.all_states[state.parent_id].name
            comment += f", inside {parent_name}"
            state_names.append(f"    {enum_name}{comment}")

        lines.append(',\n'.join(state_names))
        lines.append('};')
        return '\n'.join(lines)

```

Template-based generation ensures consistent code structure and simplifies maintenance: modifications to Promela generation patterns require editing template fragments, not scattered code sections.

Parent Transition Propagation Implementation:

The most complex aspect of code generation is parent transition propagation. The implementation maintains a data structure mapping composite states to their outgoing transitions, then inserts those transitions into substates' transition handlers:

```

def _get_transitions_with_parent(self, state_id: str, state: Dict) -> List[Tuple[Dict,
bool]]:
    """Get transitions for a state INCLUDING parent transitions.

    Returns list of (transition, is_parent_transition) tuples.
    Priority: parent transitions first, then state's own transitions.
    This ordering is critical: parent transitions must preempt substate transitions
    for correct UML/SysML composite state semantics.
    """
    transitions = []

    # If this state has a parent, add parent's transitions FIRST (higher priority)
    parent_id = state.get('parent_id')
    if parent_id and parent_id in self.parent_transitions:
        for parent_trans in self.parent_transitions[parent_id]:
            transitions.append((parent_trans, True)) # Mark as parent transition

    # Add state's own transitions
    for trans in self.state_machine['transitions']:
        if trans['source_id'] == state_id:
            transitions.append((trans, False)) # Mark as own transition

    return transitions

```

Generated code includes comments explicitly marking parent transitions.

```

:: current_state == POWERED_BOOTING ->
    if
        :: nempty(emergency_stop) -> /* Parent state transition */
            emergency_stop?_;
            current_state = NO_POWER;
            /* Parent transition from POWERED */
        :: nempty(boot_complete) ->
            boot_complete?_;
            current_state = POWERED_READY;
            /* Own transition */
    fi;

```

This explicit marking proved invaluable during verification: when analyzing SPIN error trails, engineers could immediately identify whether a transition was defined at the current state or inherited from a parent.

6.2.2 Critical Implementation Features and Design Decisions

Several implementation features warrant detailed explanation, as they embody critical design decisions affecting transformation correctness and usability.

Feature 1: Hierarchical State Naming Convention

Challenge: Promela requires all state names to be unique identifiers within a single namespace (the `mtype:state` enumeration). SysML permits different composite states to contain substates with identical names (e.g., both `POWER_MANAGEMENT` and `PROTOCOL_HANDLER` composites could contain an `INITIALIZED` substate). Direct translation would create naming conflicts.

Solution: The transformation implements hierarchical naming where nested states include parent names as prefixes. The naming scheme is `PARENT_CHILD` for direct children, `GRANDPARENT_PARENT_CHILD` for deeper nesting. Underscores separate levels, maintaining readability.

Implementation:

```
def _get_state_enum_name(self, state_id: str) -> str:
    """Generate hierarchical name for a state"""
    state = self.state_machine['all_states'][state_id]

    # Build name from hierarchy: walk up parent chain
    name_parts = [state['name'].upper()]
    current_parent_id = state.get('parent_id')

    while current_parent_id:
        parent = self.state_machine['all_states'][current_parent_id]
        name_parts.insert(0, parent['name'].upper())
        current_parent_id = parent.get('parent_id')

    # Join with underscores, sanitize for Promela
    full_name = '_'.join(name_parts)
    return self._sanitize_identifier(full_name)

def _sanitize_identifier(self, name: str) -> str:
    """Ensure name is valid Promela identifier"""
    # Replace invalid characters with underscores
    name = re.sub(r'[^A-Za-z0-9_]', '_', name)
    # Ensure doesn't start with digit
    if name[0].isdigit():
        name = 'STATE_' + name
    # Avoid Promela keywords
    if name in ['do', 'if', 'fi', 'od', 'true', 'false', 'skip', 'break', 'else']:
        name = name + '_STATE'
    return name
```

Validation: Name uniqueness was validated across all 13 state machines: 110 distinct states generated 110 distinct Promela identifiers without collisions.

Feature 2: Event Modelling as Synchronous Channels

Challenge: SysML events represent abstract occurrences (signals arriving, timers expiring, conditions becoming true). Promela has no native event construct, its inter-process communication primitive is message-passing channels. How should events map to channels?

Solution: Events are modeled as synchronous (zero-buffer) channels carrying a single bit value:

```
chan event_boot_complete = [0] of {bit}; // [0] = synchronous, no buffering
```

Synchronous channels enforce rendezvous semantics: a sender blocks until a receiver is ready, and vice versa. This matches SysML's run-to-completion semantics where the state machine processes one event completely before accepting another.

Alternative Considered: Asynchronous channels with buffers ($[N]$ of $\{bit\}$ for $N > 0$) would allow event queuing. However, this introduces state space explosion (state must track queue contents) and requires defining queue capacity (what happens when queue fills?). Synchronous channels sidestep these issues while correctly modeling the intended semantics for most state machines.

Limitation: Synchronous channels cannot model event loss or queue overflow scenarios. If such behaviors are verification targets, Phase 2 must introduce bounded-capacity channels with explicit overflow handling.

Feature 3: Guard Declaration without Evaluation Logic

Challenge: Guard conditions extracted from SysML range from simple Boolean variables (temperature_ok) to complex expressions (temperature > threshold && time_since_startup > 60). Fully translating guards requires understanding variable semantics, types, and update rules. This information is not present in SysML behavioral models.

Solution: Phase 1 declares all guards as Boolean variables initialized to false:

```
bool guard_752467e3 = false; // Guard _bf501a6b-2cd8-4a4f-ae5e-d6107550fa52
bool guard_3723dbf8 = false; // Guard _92bfe9ad-8f20-4a7b-bc63-570d58d329b8
```

Transitions referencing guards use these variables in enabling conditions:

```
:: nempty(event_init_complete) && guard_752467e3 ->
    event_init_complete?;
    current_state = OPERATIONAL;
```

Rationale: This approach establishes structural correctness: all guards are present and referenced correctly in transitions. Phase 2 can populate evaluation logic without modifying the code generation framework. During Phase 1 verification, all guards being false means guard-dependent paths won't execute. This is expected and explicitly documented in verification reports.

Benefits: Clear separation of structural transformation (Phase 1) from semantic modeling (Phase 2) simplifies validation and enables incremental development. Phase 1 deliverables are complete and correct within their defined scope.

Feature 4: Explicit Parent Transition Marking

Decision: Parent transitions propagated to substates could be encoded invisibly (identical to own transitions) or explicitly marked with comments. The implementation chose explicit marking.

Rationale: During verification and debugging, distinguishing parent transitions from own transitions provides critical context. When analyzing why a state machine transitioned from OPERATIONAL_ACTIVE to ERROR_MODE, knowing the transition was inherited from parent OPERATIONAL informs whether the issue stems from operational-level logic or active-state-specific logic.

Implementation: Parent transitions receive distinctive comments:

```
:: nempty(event_emergency_stop) -> /* Parent state transition */
    event_emergency_stop?_;
    current_state = SHUTDOWN;
/* Parent transition from OPERATIONAL */
```

The star (★) symbol provides visual highlighting, and the comment explicitly identifies the parent source state.

Validation Impact: During manual inspection of generated Promela models, reviewers quickly identified and confirmed correct parent propagation, increasing confidence in transformation correctness.

6.3 TRANSFORMATION RESULTS AND METRICS

6.3.1 System Under Analysis: Railway Signalling State Machine Corpus

The transformation methodology was applied to a comprehensive railway signaling safety system comprising 13 distinct state machines implementing various functional aspects of the European Train Control System (ETCS) Level 2 signalling logic [48]. This system represents a realistic industrial-scale model, developed by experienced railway safety engineers following EN 50128 safety lifecycle processes. The state machine corpus exhibits significant diversity in complexity, hierarchy depth, and semantic richness, providing a challenging test case for the transformation methodology.

- System Architecture and State Machine Roles

The 13 state machines are organized into several functional families, each responsible for specific system capabilities:

Power Management State Machines (F_EST Family, 2 machines):

- F_EST_EfeS_SR (SM01): Primary power supply monitoring state machine managing transitions between NO_OPERATING_VOLTAGE and OPERATING_VOLTAGE_SUPPLIED states. This machine coordinates the system startup sequence through multiple phases (BOOTING, INITIALISING, OPERATIONAL) and handles emergency power loss scenarios requiring immediate safe state entry. The hierarchical structure reflects different operational modes nested within the powered state, with parent-level transitions ensuring that power loss at any operational phase triggers correct shutdown sequencing.

- **F_EST_EfeS (SM13):** Secondary power management state machine providing redundant monitoring of critical voltage supplies. This machine complements SM01 by implementing parallel power state tracking with slightly different guard conditions, enabling cross-validation of power state consistency. Discrepancies between SM01 and SM13 power state assessments trigger diagnostic procedures.

Protocol and Communication State Machines (F_P3, F_SCI, S_SCI Families, 6 machines):

- **F_P3_SR (SM02):** Most complex state machine in the corpus (15 states, 49 transitions, 22 guards), implementing the "P3" communication protocol for safety-critical data exchange between trackside and onboard systems. This protocol employs multi-phase handshaking with strict timing requirements and checksum validation. The state machine models protocol phases (IDLE, CONNECTING, CONNECTED, DATA_TRANSFER, DISCONNECTING) with nested substates for each phase representing internal protocol steps. The 22 guard conditions implement protocol state validation ensuring messages are accepted only when semantically valid for current protocol state.
- **F_SCI_EfeS_Sec_SR (SM03):** Largest state machine (19 states), implementing the secondary SCI (Standard Communication Interface) channel for redundant communication path management. Railway safety principles mandate redundant communication channels, with continuous cross-checking ensuring that failures on one channel don't compromise system safety. This machine manages the secondary channel lifecycle including channel establishment, keepalive signaling, error detection, and graceful degradation when secondary channel fails.
- **F_SCI_P_SR (SM04):** Primary SCI protocol state machine for the standard (non-redundant) SCI P communication interface. Smaller than SM02 and SM03 (7 states, 15 transitions), this machine implements basic safe communication primitives used by simpler subsystems not requiring protocol complexity of P3 or redundant SCI EfeS.
- **F_SMI_EfeS_SR (SM05):** Safe Message Interface state machine mediating between high-level application logic and low-level communication protocols. This machine abstracts protocol differences, providing a uniform message send/receive API to application code. State machine manages message queuing, flow control, and error handling, ensuring application logic doesn't directly interact with protocol state machines.
- **S_SCI_EfeS_Prim_SR (SM06):** Primary SCI EfeS state machine for systems employing EfeS variant of safe communication protocol. The "S_" prefix indicates integration with signal control subsystems, while "Prim" denotes primary (not redundant) channel.
- **S_SCI_P_SR (SM07):** Signal system integration for basic SCI-P protocol. Smallest of the communication family (6 states, 14 transitions), this machine provides minimal protocol support for sensors and actuators requiring only simple command/response interactions.

Utility and Adapter State Machines (5 machines):

- **PulsedBoolAdapter (SM08):** Simplest state machine (2 states, 2 transitions, 0 guards), implementing a Boolean signal pulse converter. Railway signaling employs both level-sensitive signals (TRUE/FALSE) and edge-sensitive signals (rising/falling edges). This

adapter converts between representations, maintaining a state to track previous signal value and detecting transitions.

- State Machine1 (SM09): Generic utility state machine (3 states), implementing basic tri-state logic controller used in multiple subsystem contexts. The generic name reflects its reusable nature of the ability to be instantiated multiple times with different parameterizations.
- PulseIndicator (SM10): Visual indicator state machine (3 states) managing a pulsing lamp or LED. Used in diagnostic panels and maintenance interfaces, this machine cycles between OFF, ON, and BLINKING states based on system status inputs.
- StringMerger_PZB_GPE (SM11): String processing state machine for PZB (Punktförmige Zugbeeinflussung, point-wise train control) message formatting. Merges multiple string fields into protocol-compliant message formats.
- StringMerger_Signalbegriff (SM12): Signal aspect string merger creating human-readable signal aspect descriptions from numeric codes. Supports multilingual output for maintenance terminal displays.

Comprehensive System Statistics:

Table 11: State machine inventory with detailed characteristics

ID	State Machine Name	States	Transitions	Guards	Composite States	Max Depth	Events	Complexity
SM01	F_EST_EfeS_SR	10	23	8	1	2	17	Medium
SM02	F_P3_SR	15	49	22	2	3	38	Complex
SM03	F_SCI_EfeS_Sec_SR	19	48	6	3	3	42	Complex
SM04	F_SCI_P_SR	7	15	2	1	2	18	Medium
SM05	F_SMI_EfeS_SR	15	33	3	2	3	28	Complex
SM06	S_SCI_EfeS_Prim_SR	17	40	6	2	2	35	Complex
SM07	S_SCI_P_SR	6	14	2	1	2	16	Medium
SM08	PulsedBoolAdapter	2	2	0	0	1	2	Simple
SM09	State Machine1	3	3	0	0	1	3	Simple

SM1 0	PulseIndicator	3	3	0	0	1	3	Simple
SM1 1	StringMerger_PZB_G PE	2	2	0	0	1	2	Simple
SM1 2	StringMerger_Signalbe griff	2	2	0	0	1	2	Simple
SM1 3	F_EST_EfeS	9	24	3	1	2	14	Medium
Total s	13 State Machines	110	258	52	13	3	220	—

Complexity Classification Criteria:

- **Simple:** 2-3 states, no composite structure, no guards, minimal transitions. These machines implement straightforward utility functions with no conditional behavior.
- **Medium:** 6-10 states, single-level composition (1 composite containing substates), few guards (2-8), moderate transitions (14-24). These implement core subsystem controllers with operational mode switching.
- **Complex:** 15-19 states, multi-level composition (2-3 composite states, potentially nested), extensive guards (6-22), many transitions (33-49). These implement sophisticated protocol handlers requiring extensive conditional logic.

The presence of 5 simple machines, 4 medium-complexity machines, and 4 complex machines provides good coverage of the complexity spectrum, validating the transformation's ability to handle diverse structural patterns.

6.3.2 Transformation Completeness and Structural Metrics

The transformation pipeline processed all 13 state machines with 100% structural completeness, generating valid Promela models for every state machine without manual intervention or special-case handling. This section presents detailed metrics documenting transformation completeness across multiple dimensions.

- Structural Element Coverage Analysis

State Transformation Completeness:

- Total SysML States: 110 states across all state machines
- Total Promela States: 110 states generated in mtype:state declarations
- Coverage: 110/110 = 100%

State Type Preservation:

Table 12: State type preservation

SysML State Type	Count in SysML	Count in Promela	Preservation	Notes
Simple States	97	97	100%	Standard atomic states
Composite States	13	13	100%	States containing regions with substates
Initial Pseudostates	26	26	100%	Entry points to regions
Junction Pseudostates	15	15	100%	Decision points with guard-based selection
Choice Pseudostates	3	3	100%	Decision points (may allow non-determinism)
Final States	2	2	100%	Terminal states

Every state type was correctly identified and appropriately handled. Initial pseudostates generate unconditional transitions to their target states. Junction and choice pseudostates generate guard-based conditional branches. Final states generate handlers that set a terminal flag (enabling invalid end state detection if reached without proper termination).

Transition Topology Preservation:

- Total SysML Transitions: 258 transitions explicitly specified in source models
- Total Promela Transitions Generated: 258 base transitions, plus additional transitions from parent propagation (see below)
- Source-Target Linkage Accuracy: 258/258 transitions (100%) correctly link source and target states in Promela

Transition Type Distribution:

Table 13: Transition type distribution

Transition Type	Count	Percentage	Promela Implementation
Event-Triggered Transitions	179	88.6%	<code>:: nempty(event_X) -> ...</code>
Event + Guard Transitions	48	23.8%	<code>:: nempty(event_X) && guard_Y -> ...</code>
Unconditional Transitions	23	11.4%	<code>:: true -> ... (from initial states)</code>
Junction Transitions	18	8.9%	<code>:: guard_X -> ... (no event, guard only)</code>

Note: Percentages sum to >100% as some transitions fit multiple categories (e.g., event+guard).

All transition types were correctly identified and generated with appropriate Promela syntax. Event-triggered transitions use channel non-emptiness checks (`nempty(event_X)`), ensuring the state machine only responds when events are available. Unconditional transitions from initial states use the implementation `:: true ->` ensuring they always fire, correctly implementing UML initial state semantics.

Parent Event Propagation Metrics:

A critical enhancement beyond direct translation is parent event propagation for composite states. Substates inherit outgoing transitions from their parent states, enabling parent-level events to preempt substate processing. The transformation explicitly implements this by duplicating parent transitions into substate handlers:

- Composite States Analyzed: 13 composite states across all machines
- Composite States with Outgoing Transitions: 13 (100% require propagation)
- Unique Parent Transitions: 28 transitions defined at parent levels
- Substate Propagation Instances: 87 (each parent transition replicated to each relevant substate)

Example: SM01's `OPERATING_VOLTAGE_SUPPLIED` composite state has 1 outgoing transition (power loss → `NO_OPERATING_VOLTAGE`). This composite contains 5 substates (`INITIAL1`, `BOOTING`, `INITIALISING`, `OPERATIONAL`, `FALLBACK_MODE`), plus 2 junction states. The power loss transition is propagated to the 5 regular substates (not junctions, as they don't represent stable states), resulting in 5 propagation instances from 1 parent transition.

Guard Condition Extraction Success:

- Total Guard References in SysML: 52 guard conditions
- Guards Successfully Extracted: 52 (100%)
- Guards with Textual Expressions: 12 (23%) included OCL/natural language expressions
- Guards as ID References Only: 40 (77%) referenced external constraint specifications

All 52 guards were successfully identified and declared in Promela models as Boolean variables. The 77% referencing external specifications is expected: safety-critical systems often define constraints in separate safety analysis documents (Failure Mode and Effects Analysis, Hazard Analysis) then reference those constraints by ID in behavioral models. Phase 1 extraction captures these references; Phase 2 will implement their semantics.

Event Extraction and Channel Generation:

- Total Unique Events: 144 distinct events across all state machines
- Events Successfully Extracted: 144 (100%)
- Promela Channels Generated: 144 channel declarations
- Event Reference Resolution: 179/179 event trigger references successfully linked to channel declarations

Each unique event generated exactly one Promela channel declaration:

```
chan event_0867bf28 = [0] of {bit}; // Boot complete event (SM01)
```

```
chan event_d77fa594 = [0] of {bit}; // Protocol phase transition (SM02)
```

Channel names use hash-based identifiers derived from event IDs, ensuring uniqueness even if multiple events have identical natural language names. Comments preserve event IDs for traceability.

- **Generated Artefact Inventory**

The transformation generates multiple artifacts per state machine, supporting different verification and documentation needs:

Table 14: Artefact Generation Summary

Artefact Category	Files per SM	Total Files	Purpose
Primary Outputs			
Promela Model (.pml)	1	13	Verification model
Hierarchical AST (.json)	1	13	Intermediate representation
Dependency Graph (.json)	1	13	Analysis artifact
SPIN Artifacts			

Verifier Source (pan.c)	1	13	SPIN-generated verifier
Verifier Headers (pan.h/pan.t/pan.m)	3	39	SPIN compilation artifacts
Transformation Code			
Python Modules	4	52	Reusable transformation scripts

6.3.3 Code Generation Quality and Characteristics

Beyond quantitative metrics, qualitative assessment of generated Promela code quality reveals adherence to Promela best practices and idioms, enhancing readability and verification performance.

- Generated Code Structure and Organization

All generated Promela models follow consistent structure, facilitating engineer familiarity across state machines:

```

/*
 * Header Block (Lines 1-20):
 * - Model name and source identification
 * - Metadata (total states, transitions, guards, events)
 * - Transformation version and generation date
 * - Semantic notes (e.g., "guards declared but not evaluated")
 */

/* Event Channel Declarations (Lines 22-60, varies by model) */
chan event_xxx = [0] of {bit}; // One declaration per event
// ...

/* Hierarchical State Enumeration (Lines 62-80, varies by model) */
mtype:state = {
    STATE_A, // kind: simple
    STATE_B, // kind: composite
    STATE_B_SUBSTATE1, // kind: simple, inside STATE_B
    // ...
};

/* Guard Condition Declarations (Lines 82-100, varies by model) */
bool guard_xxx = false; // Guard description
// ...

/* Main State Machine Process (Lines 102-end) */
active proctype StateMachine() {
    mtype:state current_state;

    /* Initialization */
    current_state = INITIAL_STATE;

```

```
/* Main Loop */
do
  :: current_state == STATE_A ->
    if
      :: /* transition handlers */
    fi;

  :: current_state == STATE_B ->
    if
      :: /* transition handlers */
    fi;

  // ... (handler for each state)
od;
}
```

This structure directly maps to the four code generation sub-stages: declarations (events, states, guards) followed by process logic (initialization, main loop, state handlers).

- Promela Idiom Compliance

Generated code employs Promela idioms recognized as best practices by the SPIN community.

Synchronous Channels for Events:

Using [0] buffer capacity ensures synchronous communication, avoiding unnecessary state space growth from message queuing:

```
chan event_trigger = [0] of {bit}; // Synchronous, no buffer
```

Alternative asynchronous channels ($[N]$ of $\{bit\}$ for $N > 0$) would multiply state count by 2^N (each message queue configuration represents a distinct state), quickly causing state explosion.

mtype for Symbolic Constants:

State names use mtype (message type enumeration), enabling symbolic state names in SPIN output rather than integer codes:

```
mtype:state = { IDLE, ACTIVE, SHUTDOWN };
current_state = ACTIVE; // Symbolic reference
```

Without mtype, states would be represented as integers (0, 1, 2), making error trails unintelligible.

Guarded Commands for Atomic Transitions:

Promela's guarded command syntax ($:: condition \rightarrow actions$) naturally expresses state transition logic:

```
:: nempty(event_X) && guard_Y ->
  event_X?_;
  current_state = NEXT_STATE;
```

Each guarded command is atomic (executes without interleaving), correctly implementing UML/SysML run-to-completion semantics where transitions execute atomically.

do-od for Infinite Reactive Loop:

The main state machine loop uses do ... od (deterministic iterative do-loop), which iterates indefinitely selecting enabled guards:

```
do
  :: current_state == STATE_A -> /* handle STATE_A */
  :: current_state == STATE_B -> /* handle STATE_B */
od
```

This idiom correctly models reactive systems that continuously respond to events until system termination.

- **Code Size Analysis and Scalability**

Generated code size scales linearly with state machine complexity, confirming the transformation doesn't introduce pathological code bloat.

Code Size Distribution:

Table 15: Code size distribution

Complexity Class	Example SM	States	Transitions	Generated LOC
Simple	SM08 (PulsedBoolAdapter)	2	2	45
Medium	SM01 (F_EST_EfeS_SR)	10	23	237
Complex	SM03 (F_SCI_EfeS_Sec_SR)	19	48	425

Traceability Information Preservation:

Every significant element includes its source SysML UUID in comments:

```
chan event_0867bf28 = [0] of {bit}; // _2f137216-ea5e-40d0-998d-65304455d755
bool guard_752467e3 = false; // Guard _bf501a6b-2cd8-4a4f-ae5e-d6107550fa52guard
```

These UUIDs enable automated traceability tools to cross-reference between SysML models (stored as XMI with UUIDs) and generated Promela code, supporting impact analysis and consistency checking during model evolution.

6.4 CONCLUSION

This chapter presents a complete, automated methodology for transforming SysML state machine models into Promela code suitable for formal verification with the SPIN model checker. The chapter addresses the fundamental challenge that SysML, while widely used for behavioural modelling in railway signalling, is not directly verifiable. The proposed solution introduces a structured four-stage transformation pipeline that bridges this gap:

XMI Parsing & AST Construction – SysML models exported in XMI are parsed into a raw abstract syntax tree, preserving all structural information regardless of modelling tool.

Hierarchy Extraction & Dependency Graph Building – The AST is refined into a semantic representation that reconstructs containment, parent–child state relations, transitions, events, and guards, enabling analysis of state machine topology.

Behavioural Analysis & Semantic Annotation – Critical behavioural semantics are derived, including parent event propagation, pseudostate interpretation, and guard extraction, ensuring that the Promela model respects the SysML execution semantics.

Promela Code Generation – A fully traceable, structurally faithful Promela model is generated using hierarchical state naming, synchronous event channels, and explicit transition handling that reflects composite state behaviour.

A key technical challenge addressed by the transformation is the semantic gap between SysML's specification-oriented modelling paradigm and Promela's verification-oriented execution semantics. SysML composite states exhibit inheritance-like semantics where substates implicitly inherit outgoing transitions from parent states, a behaviour critical for safety-critical transitions such as emergency shutdown sequences. The transformation explicitly encodes this parent event propagation in Promela's flat state space model, ensuring that safety-relevant transitions defined at parent levels correctly preempt substate-specific processing. Additionally, the transformation implements hierarchical naming conventions that preserve containment relationships and enable bidirectional traceability between source SysML elements and generated Promela constructs.

The transformation methodology was validated on a railway signalling system comprising 13 state machines spanning diverse complexity levels: from simple utility components with 2-3 states to complex protocol handlers with up to 19 states and 49 transitions. The system under analysis includes power management state machines coordinating system startup and shutdown sequences, communication protocol state machines implementing safety-critical data exchange, and signal management state machines coordinating track occupancy detection. Across all 13 state machines, the transformation achieved 100% structural preservation: 110 states, 258 base transitions, 52 guard conditions, and 144 unique events were successfully extracted and transformed. All generated Promela models compile successfully using SPIN and demonstrate correct structural properties through initial verification runs.

Overall, the chapter demonstrates that the automatic transformation of SysML behavioural models into verification-ready Promela representations is both feasible and scalable. This provides a significant step toward rigorous, automated verification of railway signalling systems and establishes the technical foundation for extending formal verification capabilities in subsequent project phases.

7 INTEROPERABILITY OF SPECIFICATION MODEL DEFINITIONS BETWEEN TOOLS

This task – Task 30.1.3 as per the grant agreement governing this document – was defined within the FP2-WP30 work package with the following mandate: "Procedures for the exchange of EULYNX specification models between modelling tools of different manufacturers (interoperability of models) will be investigated and a procedure by means of a prototype will be proposed." This mandate encompasses several specific requirements that guided the development of the proof of concept presented herein.

The first requirement concerns the comparison capability itself. The comparison must be differential rather than absolute. The goal is not simply to determine whether two models are identical but rather to precisely characterize the nature and extent of differences between them. Both structural changes (such as addition or removal of transitions) and semantic extensions (such as national requirements) must be detectable.

The second requirement concerns the focus area for comparison. States and transitions receive primary focus, reflecting the understanding that they form the core behavioural specification of SysML state machines; they define what operational modes exist and how the system moves between those modes in response to events. While guards, events, and other state machine elements are relevant, the primary concern is ensuring that the fundamental state-transition structure is preserved and that modifications are clearly identified.

The third requirement concerns the input format. The system must process XMI files, which represent the standard interchange format for SysML models. XMI theoretically enables models created in one SysML tool to be exchanged with other tools. However, XMI interoperability in practice is complicated by vendor-specific variations in XMI structure, element naming conventions, and interpretation of the SysML metamodel. The proof of concept must demonstrate capability to process XMI-derived model representations, even if practical deployment may require tool-specific adaptations.

The fourth requirement concerns the output format and decision support. The comparison tool must produce actionable information—not merely a list of differences but a determination of whether those differences are problematic from an EULYNX compliance perspective. This means providing a verdict (compliant/non-compliant) supported by evidence enabling human review.

The fifth requirement concerns tool support scope. PTC Windchill Modeler [49] serves as the primary target, with MagicDraw [50] as secondary and IBM Rhapsody [51] to be determined. This prioritization focuses initial validation on PTC Windchill Modeler.

7.1 PROOF OF CONCEPT CONSTRAINTS AND MOCKING APPROACH

A significant constraint encountered during development was the inability to obtain identical EULYNX models exported from multiple SysML tools (PTC Windchill Modeler, MagicDraw, IBM Rhapsody). Cross-tool comparison would require the same EULYNX specification [7] to be imported into each tool and re-exported as XMI [26], enabling analysis of format variations. Due to licensing constraints, tool availability, and the complexity of maintaining semantically equivalent models across platforms, this multi-tool validation was not feasible within the project scope.

To address this limitation, the proof of concept employs a mocking approach. A real AST structure exported from PTC Windchill Modeler was analysed to understand the actual XMI-derived JSON

structure [27] produced by production tooling. Based on this structure analysis, simplified test models were created that capture the essential elements (states, transitions, guards, events) in a normalized format. These mocked models represent the semantic content that would be extracted from real XMI exports, bypassing the complexity of full XMI parsing. The comparison algorithm operates on extracted semantic models, not raw XMI. Therefore, if the extraction stage correctly parses real XMI from any tool into the normalized format, the comparison logic (validated with mocked models) would function correctly.

This approach validates the comparison logic independently of XMI parsing complexity. The comparison algorithm is proven correct; XMI parsing from specific tools requires separate validation with actual exports.

7.2 REQUIREMENTS TRACEABILITY

The comparison capability requirement was demonstrated using mocked test models, with the algorithm logic proven correct through systematic testing. The difference identification requirement was similarly demonstrated, with the tool correctly categorizing changes as additions, removals, or modifications. The focus on states and transitions was implemented as specified, with these elements serving as the primary comparison targets. The XMI input format requirement was partially addressed—the current implementation requires JSON-converted XMI rather than native XML parsing. The logical output requirement was fully implemented through the COMPATIBLE/NOT COMPATIBLE verdict mechanism. The tool support requirement for PTC Windchill, MagicDraw, and Rhapsody was not validated, as no actual cross-tool testing was performed due to the constraints described above.

7.3 RELATIONSHIP TO TASK 30.1.1

This work (task 30.1.3) shares substantial technical foundation with the SysML-to-Promela transformation documented as Task 30.1.1 in Chapter 6. Both tasks operate on SysML state machine specifications, both parse XMI representations to extract semantic content, and both employ hierarchical Abstract Syntax Tree (AST) representations as internal data models.

Task 30.1.1 addresses the transformation challenge: generating equivalent Promela models from SysML state machines for formal verification using SPIN. Task 30.1.3 addresses the comparison challenge: systematically identifying differences between two SysML state machines and assessing compliance.

The parsing strategy employed for Task 30.1.3 leverages the same pattern-matching techniques developed for Task 30.1.1, including flexible element type detection and recursive tree traversal for hierarchical state structures. Both tasks represent extracted state machine information using similar data structures: states characterized by identifiers, names, kinds, and containment relationships; transitions characterized by source states, target states, triggering events, and guard conditions.




Figure 21: Complementary relationship between tasks 30.1.1 and 30.1.3

7.4 METHODOLOGY

7.4.1 Approach Selection

Three approaches were evaluated for implementing EULYNX model comparison. Byte-level comparison treats XML files as plain text and identifies differences using diff algorithms. This approach cannot distinguish between semantically meaningful differences and irrelevant formatting variations. XML files contain extensive metadata unrelated to state machine behaviour, including layout information and tool-specific annotations. This approach was rejected.

XML tree comparison parses XML as XML documents and compares element trees. While this improves upon text comparison by understanding XML structure, XML representations from different tools exhibit structural variations even for semantically identical models. The complexity of building interpretation logic approaches the complexity of the semantic approach while providing less clarity. This approach was considered but not selected.

Semantic model comparison extracts semantic state machine information from XML, building an internal model capturing behaviourally significant elements: states with their kinds and containment

relationships, transitions with their sources, targets, triggers, and guards. Comparison operates on these semantic models rather than XMI representations directly. This approach was selected because it provides tool-agnostic comparison capability, ensures behavioural relevance of identified differences, and enables structured difference categorization.

This proof of concept validates the comparison logic using mocked semantic models. The extraction logic was designed based on analysis of a real PTC Windchill Modeler AST export but has not been validated end-to-end with actual XMI files. The theoretical benefit of tool-agnostic comparison depends on correct extraction from each tool's XMI format, a capability that remains to be validated.

7.4.2 Four-Stage Comparison Pipeline

The methodology implements a four-stage pipeline analogous to the transformation pipeline in Task 30.1.1. The first stage handles model loading, consuming JSON files representing XMI-converted content, validating structure, and identifying state machine root nodes. The second stage performs semantic extraction, traversing the model structure to extract states with their identifiers, names, kinds, and parent relationships, as well as transitions with their sources, targets, triggers, and guards. The third stage conducts differential analysis, comparing state sets and transition sets to identify additions, removals, and modifications, then aggregating all differences into a structured result. The fourth stage generates the verdict and reports, determining compatibility based on the presence of removals and producing summary, detailed, and machine-readable outputs.

Model Comparison Pipeline:

STAGE 1: MODEL LOADING

Load JSON files, validate structures, identify state machine root nodes.

STAGE 2: SEMANTIC EXTRACTION

Extract states, transitions, guards, and events into normalized format.

STAGE 3: DIFFERENTIAL ANALYSIS

Compare element sets, identify additions/removals/modifications

STAGE 4: VERDICT AND REPORT GENERATION

Determine compatibility, generate summary and detailed reports.

The extraction stage supports dual input formats: production XMI-derived structures with deeply nested hierarchies, and simplified test models used for validation. State extraction traverses the model structure to identify all state and pseudostate elements, capturing unique identifiers, names, kinds (simple, composite, initial, junction, choice, final), and parent references. The kind determination examines XMI type attributes to classify each element appropriately.

The differential analysis stage employs set-theoretic operations. For state comparison, sets of baseline and supplier state identifiers are constructed, with added states identified as those present only in the supplier set, removed states as those present only in the baseline set, and modified states as those present in both but with differing properties. Transition comparison follows the same pattern.

7.4.3 Compatibility Definition

The compatibility assessment defines what "compatible" means in the EULYNX context. The fundamental principle is that EULYNX specifications define minimum required behaviours. A state machine including all EULYNX-specified states and transitions, plus additional elements, satisfies the specification. A state machine omitting any EULYNX-specified elements potentially fails to satisfy requirements.

States and transitions added by a supplier represent extensions and are classified as compatible, as they provide additional operational modes or behaviour paths beyond the EULYNX minimum. States and transitions removed by a supplier represent restrictions and are classified as not compatible, as they indicate missing operational modes or behaviour paths required by EULYNX. Guards and events added by a supplier are similarly classified as compatible extensions.

The verdict algorithm implements this logic directly: if no states have been removed and no transitions have been removed, the verdict is COMPATIBLE; otherwise, the verdict is NOT COMPATIBLE.

7.5 IMPLEMENTATION ARCHITECTURE

7.5.1 Software Components

The implementation uses Python with zero external dependencies, relying only on standard library components. This eliminates package management requirements and enables deployment on any system with Python installed. The architecture consists of three primary components: an extractor that parses XMI-derived JSON and extracts semantic elements, a comparator that performs differential analysis and aggregates differences, and a reporter that generates summary, detailed, and JSON reports.

7.5.2 Data Model Design

The implementation employs Python data classes for type-safe data modelling. State differences capture the state identifier, name, change type (added, removed, or modified), and relevant details such as old and new kind values for modifications. Transition differences capture the transition identifier, change type, source and target state names, event trigger, guard condition, and explanatory details. The comparison result aggregates all differences across categories and provides computed properties for determining whether differences exist and whether the models are compatible.

```
@dataclass
class ComparisonResult:
    baseline_name: str
    supplier_name: str
    states_added: List[StateDifference]
    states_removed: List[StateDifference]
    states_modified: List[StateDifference]
    transitions_added: List[TransitionDifference]
    transitions_removed: List[TransitionDifference]
    transitions_modified: List[TransitionDifference]

    @property
    def is_compatible(self) -> bool:
        return not self.states_removed and not self.transitions_removed
```

7.5.3 Extraction Implementation

The extractor handles two input formats. For simplified test models, extraction proceeds directly from the JSON structure. For complex AST format representing production models, recursive search locates state machine nodes by examining node attributes for type indicators, then recursive traversal extracts states and transitions while maintaining parent-child relationships.

```
def _extract_states_recursive(self, node: Dict, parent_id: str = None):
    if 'subvertex' in node.get('tag', ''):
        state_id = node['attributes'].get('id')
        state_type = node['attributes'].get('type', '')

        kind = 'simple'
        if 'Initial' in state_type: kind = 'initial'
        elif 'Junction' in state_type: kind = 'junction'
        elif 'FinalState' in state_type: kind = 'final'

        self.states[state_id] = {
            'id': state_id, 'name': name, 'kind': kind, 'parent_id': parent_id
        }

    for child in node.get('children', []):
        self._extract_states_recursive(child, parent_id)
```

This recursive approach correctly handles state machines with multiple nesting levels, similar to the hierarchical extraction employed in Task 30.1.1.

7.6 VERIFICATION AND TEST RESULTS

7.6.1 Test Case Design and Mocking Rationale

As described in Section 5.1.2, the inability to obtain real EULYNX models exported from multiple tools necessitated a mocking approach for test case development. The test cases presented here use synthetic models that represent the semantic structure that would be extracted from real XMI files after parsing. These mocked models validate the comparison algorithm logic, not the XMI parsing capability.

The differential analysis algorithm was validated for its ability to correctly identify additions, removals, and modifications when comparing two semantic models. The extraction of semantic models from actual XMI exports produced by PTC Windchill Modeler, MagicDraw, or IBM Rhapsody was not validated.

Three mocked test cases cover the primary modification scenarios. The first test case simulates a supplier adding a maintenance state with entry and exit transitions, validating that the comparison algorithm correctly identifies additions while the verdict remains compatible. The second test case simulates a supplier removing a critical transition, validating that the algorithm detects removals and produces a not compatible verdict. The third test case simulates a supplier adding a guard condition to a transition, validating that guard additions are detected and the verdict remains compatible.

7.6.2 Mocked Baseline Test Model

All test cases use a common mocked baseline representing a simplified power management state machine. This model was designed to capture essential EULYNX state machine characteristics including composite states, multiple transitions, and event triggers while remaining simple enough for manual verification of comparison results. The baseline contains five states organized hierarchically: a top-level state representing no power, a composite state representing powered operation containing three substates for booting, operational, and shutdown phases. Four transitions connect these states in a lifecycle pattern.

7.6.3 Test Results

The first test case applied modifications adding a maintenance state and associated transitions. The comparison correctly identified one state added, two transitions added, and two events added, with zero removals or modifications. The verdict was correctly determined as compatible.

The second test case applied a modification removing the transition between booting and operational states. The comparison correctly identified one transition removed with zero additions or modifications. The verdict was correctly determined as not compatible, with a warning indicating the removal may break EULYNX compliance.

The third test case applied a modification adding a guard condition to the booting-to-operational transition. The comparison correctly identified one transition modified and one guard added, with zero removals. The verdict was correctly determined as compatible.

All three test cases produced correct results, validating the comparison algorithm logic. These results confirm that the differential analysis correctly identifies additions, removals, and modifications, and that the compatibility verdict logic correctly classifies extensions versus deviations. However, these results do not validate XMI parsing from actual tool exports, handling of real-world XMI format variations between tools, or performance with production-scale models.

7.7 ASSESSMENT AND LIMITATIONS

7.7.1 Demonstrated Capabilities

The proof of concept demonstrates that given two semantic models in normalized format, the comparison algorithm correctly identifies additions, removals, and modifications. The verdict logic correctly determines compatibility based on removal detection. Report generation functions correctly across summary, detailed, and JSON formats.

7.7.2 Capabilities Not Demonstrated

The following capabilities are theoretically designed but not empirically validated. Real XMI parsing was not tested—the tool has never processed an actual XMI file exported from PTC Windchill Modeler, MagicDraw, or IBM Rhapsody. The extraction code was written based on analysis of a real AST structure but has not been tested end-to-end with real exports. Cross-tool interoperability was not demonstrated—no comparison has been performed between models originating from different SysML tools. Production-scale performance was not assessed—testing used a five-state model, and behavior with production models containing twenty to fifty or more states is untested.

7.7.3 Rationale for Mocking

The decision to use mocked test models was driven by practical constraints. Tool licensing requirements meant that access to PTC Windchill Modeler, MagicDraw, and IBM Rhapsody requires commercial licenses not available for this proof of concept. Model equivalence challenges meant that demonstrating cross-tool interoperability would require the same EULYNX specification to be loaded into multiple tools and exported, a process requiring significant effort to ensure semantic equivalence. Scope management considerations meant that full XMI parsing for multiple tool variants would substantially expand implementation scope beyond what was feasible.

The mocking approach allows validation of the core comparison logic while clearly identifying XMI parsing as the primary area requiring future validation.

7.8 CONCLUDING REMARKS

Task 30.1.3 set out to investigate procedures for exchanging EULYNX specification models between modelling tools and propose a prototype implementation. This deliverable presents a proof of concept demonstrating the feasibility of automated EULYNX model comparison through a working prototype with validated comparison logic.

The proof of concept delivers a functional comparison algorithm that correctly identifies state and transition additions, removals, and modifications when operating on normalized semantic models. The compatibility verdict mechanism correctly distinguishes compliant extensions from non-compliant deviations based on the principle that EULYNX specifications define minimum required behaviours. The four-stage pipeline architecture mirrors the approach taken in Task 30.1.1, providing a consistent foundation for both transformation and comparison operations within the EULYNX analysis ecosystem.

The comparison algorithm correctness was validated through three mocked test cases covering the primary modification scenarios: compatible extension through state addition, non-compliant deviation through transition removal, and compatible modification through guard addition. All test cases produced correct results, demonstrating that the core differential analysis logic functions as intended.

However, this proof of concept employed mocked test models rather than actual XMI exports from SysML tools due to licensing constraints, tool availability limitations, and the complexity of maintaining semantically equivalent models across platforms. Consequently, while the comparison logic is proven correct, the XMI parsing capability and cross-tool interoperability remain theoretical and require validation with actual exports before production deployment.

The complementary relationship between Task 30.1.3 and Task 30.1.1 creates a foundation for an analysis ecosystem for EULYNX SysML specifications. Task 30.1.3 provides the comparison capability for verifying supplier compliance; Task 30.1.1 provides the transformation capability for formal verification. Together, when fully validated with production tooling, these capabilities would enable railway authorities and system integrators to systematically verify that supplier implementations preserve EULYNX-mandated behaviours while accommodating legitimate national and implementation-specific extensions.

8 BRIDGING THE ARCADIA AND EULYNX MBSE METHODOLOGIES

This development track addresses the gap between the ARCADIA and EULYNX MBSE methodologies used in the ERJU System Pillar. The track practically analyses the gap and provides recommendations for consideration by the System Pillar.

8.1 BACKGROUND, CONTEXT AND MOTIVATION

The System Pillar, the generic systems integrator for EU-Rail, recognizes five levels of system description that apply to European railways. These five layers are specified in a hierarchical manner with each subsequent layer representing a decomposed description of a functional subsystem specified in the layer preceding it. Such a manner of system description makes the System Pillar system architecture definition a system-of-systems (SoS) representation.

This SoS approach to defining the railway system architecture is being implemented using the model-based systems engineering (MBSE) approach. As a result, there exist several system architecture description models. At present, not all system models utilise the same methodology or toolchain/environment.




Figure 22: The five system levels proposed/recognised by the System Pillar. Source: SEMP v3

The five system levels are summarised below.

1. The public transport system.

2. The railway system consisting of the command, control and signalling (CCS) system, and the traffic management system (TMS) among several other.
3. The CCS subsystem of the railway system consisting of the traffic control or supervision system (TCS).
4. The traffic control/supervision subsystems of the CCS system consisting of traffic CS, train CS and trackside assets among other CCS components.
5. The specifications of subsystems that make up every supervision system of the TCS.

The system architecture definitions of system levels one to four follow a model-based systems engineering approach using the ARCADIA methodology, while system level five follows the EULYNX MBSE methodology.

ARCADIA, short for Architecture Analysis and Design Integrated Approach, is an MBSE methodology adopted and utilized by the open source MBSE tool Capella for system and software architecture definitions. EULYNX MBSE is a railway CCS system architecture definition methodology developed by EU-Rail originally for EULYNX, a safety-critical digital CCS system-of-systems specification for the standardization of European railway signalling interfaces. EULYNX MBSE is ideally tool-agnostic but is currently utilized in the System Pillar in the tool PTC Modeler.

The EULYNX MBSE methodology adheres to the CENELEC EN 50126 and 50716 standards and uses the SysML graphical modelling language. The ARCADIA approach covers most of the ISO 15288 [52] engineering cycle and uses a custom graphical modelling language that resembles SysML. ARCADIA allows bottom-up, top-down and inside-out system architecture development as opposed to the EULYNX MBSE methodology which is best suited for a top-down approach. As a result, the system architecture definitions created using the two approaches significantly differ in representations. This is practically undesired when utilizing a 'single source of truth' engineering design process such as MBSE for the entire SoS. Additionally, traceability of artefacts between level five and the levels prior is affected by this disjointed approach.

Therefore, there exists a need to address the gap between level five and the levels above in the System Pillar.

8.1.1 The Engineering Context

This section briefly discusses the involved methodologies and includes a general mapping of SysML and Capella elements.

Both EULYNX MBSE and ARCADIA are model-based methodologies. EULYNX uses the tool PTC Modeler, the methodology EULYNX MBSE Methodology and the language SysML. System Pillar levels one to four use the tool Capella and the methodology and language provided by ARCADIA. With respect to the System Pillar, the SEMP System Pillar MBSE Methodology Handbook contains the rules governing modelling using ARCADIA in Capella, and the EULYNX Modelling Standard contains the rules governing modelling the EULYNX SoS in PTC Modeler.

The architecture-definition process recommended by ARCADIA involves four major steps or layers.

1. Operational Analysis – System-agnostic topmost layer focusing primarily on the interactions of users and entities with the final product and other business/stakeholder needs and goals related matters.

Common design elements – Actor, entity, operational capability, operational activity.

Common representations – Activity exchange scenario, entity scenario, operational architecture, operational entity breakdown.

2. System Analysis – A “black box” view of the system of interest (Sol) focusing primarily on consolidated requirements and “what” the system will achieve. The focus of this layer is the system.

Common design elements – System actor, system mission, system capability, system function, requirements.

Common representations – System architecture, functional scenario, exchange scenario, interface scenario, functional data flow, functional breakdown.

3. Logical Architecture – A “white box” view of the Sol focusing primarily on “how” the system will satisfy all requirements, and data and interface specification. The focus of this layer is the system.

Common design elements – Logical components, actors, capability (realization), mode and state machine, data and interface items.

Common representations – Logical architecture, exchange scenario, functional scenario, interface scenario, component breakdown, class diagram, interface diagram, modes and states.

4. Physical Architecture – Skipped in the System Pillar, and therefore irrelevant to this discussion.

Apart from the common design elements and representations included above, Capella also provides other elements comparable to similar elements provided by SysML.

In contrast, the EULYNX MBSE methodology and modelling standard define architecture modelling rules over two abstraction levels.

1. Abstraction level 1 (AL1)
2. Abstraction level 2 (AL2)

Note: Abstraction level 3 (AL3) is skipped as it has no effect on/will not be affected by the work in this task. AL3 is directly and completely derived from AL1 and AL2.

Both the abstraction levels contain engineering processes to specify (sub)systems under specification (SUS) and (sub)system interfaces under specification (SIUS), as shown in the following image.




Figure 23: EULYNX abstraction levels 1 and 2 with the SUS and SIUS engineering paths

These specification representations use the graphical modelling language SysML.

AL1 makes use of:

- Use case (UC) diagrams for functional context
- Sequence diagrams (SD) to define scenarios for each use case
- Block definition diagram (BDD) to describe the logical context of the subsystem
- The BDD are refined to include interfaces as association relationships

AL2 makes use of:

- The BDD are further refined to include functional entities (FE)
- Internal block diagrams (IBD) for each FE
- IBD for the parent logical entity is refined with the IBDs of the Fes
- Further use of BDD and IBD to describe interfaces and information flows
- State machine diagrams (SMD)

Not all diagrams provided by SysML are utilised by EULYNX. Of the nine SysML diagrams, only BDD, IBD, UC diagrams, SD and SMD are used. The meta-models of SysML and ARCADIA are comparable and, in most cases, representations that convey the same meaning or information can be created using both. ARCADIA does not use standardized notation like SysML does but provides representations to clearly capture the system architecture. EULYNX on the other hand uses the semi-formal standardised SysML language. Every SysML diagram is comparable to an ARCADIA provision, and similarly, every SysML design element can be compared to an equivalent ARCADIA design element. The table below includes such a comparison at a high level.

Table 16: General comparison between ARCADIA and SysML elements

ARCADIA Element / Representation	Comparison	SysML Element / Representation
Operational Actor/Entity	similar	Actor / Block (BDD) / Part

System Actor/Entity	similar	Actor / Block (BDD) / Part Def.
Logical Component	similar	Block (BDD) / IBD
Operational Capability	may satisfy	Use Case
(System) Mission	may satisfy	Use Case
System Capability	may satisfy	Use Case
Realized Capability	may satisfy	Use Case
Operational Activity	may satisfy	Use Case
System Function	similar	BDD / Part Def. with stereotype
Logical Function	similar	BDD / Part Def. with stereotype
Functional Scenario	similar	Sequence/Activity Diagram
Exchange Scenario	similar	Sequence/Activity Diagram
Interface Scenario	may satisfy	Sequence/Activity Diagram
Functional Chain	may satisfy	Activity Diagram
Architecture Diagram	may satisfy	IBD
Interface Diagram	may satisfy	BDD / IBD
Mode and State Machine	may satisfy	State Machine Diagram
Flow Port (In/Out)	exact	Atomic / Non-Atomic Flow Port
Standard Port	may satisfy	Standard Port
Physical Port	may satisfy	Full / Flow Port
Component Exchange	may satisfy	Association
Functional Exchange	may satisfy	Association
Physical Link	may satisfy	Connector (Binding)
Interaction	may satisfy	Connector / Reference Association
Extend Relationship	may satisfy	Connector / Association
Include Relationship	may satisfy	Composite Association
Generalization	exact	Generalization
Exploit Relationship	may satisfy	Connector / Association
Involvement Relationship	may satisfy	Connector / Composite Association
Exchange Item	may satisfy	Item Flow

8.2 ASSUMPTIONS

Levels one to four in the System Pillar (are best suited to) use ARCADIA while level five uses the EULYNX MBSE methodology. Since the EULYNX system architecture is mature and well-defined, it is recommended to use key representation elements of EULYNX as “anchors” and work backwards, identifying similar ARCADIA elements. This approach demands some assumptions as included below.

1. ARCADIA layers “physical architecture” and “EPBS” are ignored.

Reasoning: This is because physical implementation using ARCADIA is not performed in the System Pillar, and EULYNX is already better suited to address this as a level five specification.

2. The EULYNX specification is immutable.

Note: The EULYNX specification should be disturbed (reworked) as little as possible, ideally zero percent.

3. An end-to-end engineering process cannot be the goal of this task. The proposal/output of this work is a bridge that meaningfully aligns existing methodologies, engineering processes and results.

Reasoning: Both System Pillar ARCADIA analysis models and EULYNX system specification models exist at the time of writing this document. With design and/or development progressing on both fronts, it is recommended to avoid proposing process-related changes that will not only hinder the development of new functionality but also warrant the redesigning of existing functionality.

4. Mapping of functional elements is not the goal of this task. Global mapping of representational element types between ARCADIA and EULYNX MBSE is proposed but the linking of the actual elements themselves is abstracted away.

Reasoning: This effort requires domain expertise and falls outside the scope of this task. For example, assume that the type “Use Case” in EULYNX MBSE SysML is mapped to “Capability” in ARCADIA. The actual use cases of EULYNX and actual capabilities in Capella are not linked since both are at different levels of abstraction in the overall SoS description. A railway expert is the right person to accurately determine what specific use case in the EULYNX architecture is derived from/linked to what capability in ARCADIA.

5. At the beginning of this task and at the time of writing this, Eclipse Capella and PTC Windchill Modeler are the tools of choice for the System Pillar and EULYNX teams respectively. If the tool or environment of choice changes in the future, the applicability of the work presented here must be reviewed.

Every subsequent layer in ARCADIA is built from/on top of the previous one. Assuming that EULYNX is derived from the ARCADIA system model and that the physical architecture layer in ARCADIA is skipped over, the EULYNX system architecture and ARCADIA’s “logical architecture” must thus have a high degree of similarity (“connectedness”).

Task decision 1: Modelling in ARCADIA (Capella) must stop at the Logical Architecture layer.

8.3 SOLUTION STRATEGY

Among several possible options to fulfil the objective of the task, three are discussed below in the context of the System Pillar.

8.3.1 Option 1

This option proposes a strong integration of the System Pillar MBSE methodology (ARCADIA) and EULYNX MBSE methodology. The general steps involved in the execution of the strategy are as follows.

1. Map elements of SysML and Capella.
2. Map representations and concepts

Examples:

- a. Linking EULYNX Architecture Model MBSE and SP MBSE methodology (ARCADIA).
- b. Linking EULYNX reactive-system transactions with Capella exchange scenarios and messages.
- c. Linking EULYNX contracts with exchange scenarios, messages, system functions and data/exchange items.

3. Map engineering processes

Examples:

- a. Linking the EULYNX “small V” model with the ARCADIA workflow.
- b. Alternatively, linking the EULYNX “small V” model with ARCADIA's Logical Architecture (LA) layer.
- c. Explore possible links between external validation of (EULYNX) state machine models by Infrastructure Managers (IM) with Capella validation rules and automation through scripting.
- d. Linking the EULYNX Verification and Validation (V&V) plan with supported Capella methods such as addons.

4. Further steps.

8.3.2 Option 2

This option approaches the problem at hand from the point of missing traceability between SP levels 1-4 and level 5. It primarily focuses on establishing traces or links between elements of SP level 4 and level 5. The general steps involved in the execution of the strategy are as follows.

1. Restrict integration efforts to the Logical Architecture (LA) layer of the SP MBSE methodology (ARCADIA) and Abstraction Level 1 (AL1) of the EULYNX MBSE methodology.
2. Map EULYNX SysML elements with Capella LA elements.
3. Map EULYNX SysML and Capella LA representations.
4. Map EULYNX (Sub)System Under Specification (SUS) workflow with ARCADIA LA workflow.

5. Map EULYNX (Sub)System Interface Under Specification (SIUS) workflow with ARCADIA LA workflow.
6. Further steps.

8.3.3 Option 3

This option is a modified version of option 1 that restricts the proposed bridging activity to the Logical Architecture (LA) layer in ARCADIA/Capella. The general process involved in the execution of this strategy is as follows.

1. Restrict the integration efforts to LA in ARCADIA/Capella.
2. Map EULYNX SysML elements with ARCADIA/Capella LA elements.
3. Map EULYNX SysML representations with ARCADIA/Capella representations.
4. Map EULYNX MBSE concepts and processes with ARCADIA/Capella concepts and processes. In simpler terms, workflow mapping.
5. Further steps.

8.3.4 Strategy Decision

Task decision 2: Option 2 and Option 3 are selected for discussion in this task.

Reasoning 1:

Option 1 is a comprehensive solution to bridge the two methodologies meaningfully with minimal tool lock ins. Additionally, this has the advantage of being future proof in the sense that any edits or additions to Capella or EULYNX models can be easily integrated with information on either side as the bridge links both processes and concepts.

Option 1 produces a well-rounded engineering process, and has better potential for integration with quality management, knowledge management and configuration management processes. However, it needs more effort and takes more time to accomplish. It also involves several stakeholders and therefore most probably requires more meetings, edits, alignments and so on adding to the already longer development time of the solution. Additionally, the possibility that one or more of the stakeholders not agreeing with the proposed solution and requiring edits to the approach is high.

Option 3 - modified option 1 - addresses some of the constraints and disadvantages of option 1 and may be considered for implementation.

Reasoning 2:

Option 2, on the other hand, requires relatively lesser effort and time. It is theoretically more flexible and less disruptive to existing processes, designs and results. This option requires the least amount of rework or convincing of stakeholders, ideally zero, as most of the work is performed outside the methodologies or tools with the help of scripts. However, this very advantage is also a disadvantage in the context of the overall system engineering process as there is little meaningful connection being made between the two dissimilar methodologies. Additionally, option 2 involves less manual work and is more “plug-and-play” in nature.

Reasoning 3:

Both options have their advantages and disadvantages depending on the context. For example, if System Pillar simply wishes to maintain a record of traceability between both the engineering processes, option 2 is the best course of action. However, if System Pillar wishes to change their SysML tool or environment, or remodel subsystems on both sides, modified option 1 is the desired choice. Therefore, it is only logical to consider both the options in detail.

8.3.5 Work Plan

The general work plan of both the options is included below.

Step 1: Identification of the end points of the proposed solution.

Step 2: Description of the end-point environments.

Restriction of both the methodologies with respect to their end points. In other words, identifying the boundaries of the proposed system (solution).

Step 3: Identification of the respective workflows or engineering processes.

Step 4: Identification of the involved graphical modelling elements, concepts and activities.

Step 5: Mapping of the identified elements, concepts and/or activities.

Step 6: If any element, concept and/or activity does not have a (reasonable) analogous entity, go to Step 7. Else, provision of solution(s) to practically achieve the performed mapping and skip to Step 8.

Step 7: Proposal of a method to map the element, concept and/or activity.

Note: If step 7 is reached, it must be executed, i.e., a solution must be provided. Even if an external solution is considered or proposed, it must be included here with relevant context to the work.

Step 8: Proposal of a test case to validate the solution.

Step 9: Execution of the test case.

The weightage allocated to step 6 is the highest given the selected option, assumptions and decisions included in this document. Since the chosen strategy prioritizes no disruption to existing work in the System Pillar and EULYNX, step 7 essentially produces an external solution that bridges both the worlds.

The work plan is summarized in the flow diagram below.




Figure 24: The work plan summarized in a flow diagram

8.4 ELABORATION

This section discusses every step of the work plan in detail with necessary evidence and/or reasoning.

8.4.1 Step One – End Points

With reference to the arguments and decisions made in the previous section, only options 2 and 3 are considered.

One of the end points for both the options is the Logical Architecture (LA) layer in ARCADIA, as supported by task decision #1. The other end point is either abstraction level 1 (AL1) or abstraction level 2 (AL2) depending on whether option 2 or option 3 is selected, respectively.

For practical simplicity, here onwards in the task, the end points considered are LA and AL1 unless otherwise specified.

8.4.2 Step Two – Environments

This section presents the setup of the environments in which ARCADIA and EULYNX MBSE are applied.

ARCADIA:

- Tool: Capella (Collaboration)
- Language: ARCADIA/Capella
- Add-ons: Requirements Viewpoint, Property Values Management Tool (PVMT)
- Hosting: Capella Collaboration+GitLab, Siemens Polarion

EULYNX MBSE:

- Tool: PTC (Windchill) Modeler
- Language: SysML (only a subset)
- Customization: EULYNX stereotypes
- Hosting: Cloud (Deutsche Bahn AWS)

Note: During the course of this task, it was decided by EET in the SP that PTC will no longer be the tool of choice for level 5 systems. The following sections consider this change.

As can be seen, the environments are dissimilar to such an extent that an external solution (bridge) is needed to meaningfully connect ARCADIA and EULYNX MBSE

8.4.3 Step Three – Workflows

This step involves the identification of the applicable engineering workflows for the solution.

ARCADIA:

The Logical Architecture layer provides a white box view of the system under development and involves the definition of how the system will accomplish its expectations. The workflow involves the following common activities, and most-generally performed tasks.

- Transition from and transformation of system functions.

- Creation of logical functions.
- Realization of system capabilities.
 - Transition of system capabilities.
- Definition of logical components and actors.
 - Transition of system actors, creation of logical components/parts and creation of a logical architecture.
- Refine logical functions with exchange descriptions.
 - Functional breakdown, functional dataflows and functional scenarios.
- Allocation of logical functions to logical components.
 - Refining/producing logical architecture(s) and creating exchange scenarios.
- Creation and enrichment of logical interfaces.
 - Interface scenarios.
- Transverse modelling.
 - Class diagrams, state machines and traceability matrices.

The order in which the activities are performed may change from implementation-to-implementation. For example, realization of system capabilities, as the name suggests, requires the description of exchange, functional or interface scenarios. Therefore, this may be performed after refining logical functions.

EULYNX MBSE:

- Summarization of the use case structure (functional description of IM requirements).
 - Transformation of infrastructure manager (IM) requirements to use cases.
- Enrichment of the use case structure.
 - Creation of use case scenarios using sequence description.
- Providing logical context to the (sub)system under definition.
 - Creation of block definition diagram(s) defining the subsystem logic along with the involved interface names, associations and multiplicity.
- Providing logical context to the (sub)system interface under definition.
 - Creation of block definition diagram(s) defining the interface logic of the subsystem.
- Creation of functional partitioning of the interfaces created in the logical context.
 - Creation of functional entities and assigning them to logical structures.
- Creation of functional partitioning of a subsystem and its interfaces.
 - Creation of functional entities and assigning them to the subsystem blocks.
- Definition of the functional entities.
 - Creation of internal block diagrams to describe the functional entities.

- Creation of functional architectures of the logical entities.
 - Creation of internal block diagrams describing the architecture of the logical entities
- Creation of information flows.
 - Creation of information objects to be used in the architecture specification. In other words, it can be considered creation of a data model template.

8.4.4 Step Four – Elements, Concepts and Activities

This step involves the identification of involved modelling elements, concepts and activities.

Table 17: ARCADIA elements

Type / Parent	Element	Multiplicity
Engineering layer	Logical Architecture	1
Diagram	Logical Architecture diagrams	1..*
Diagram	Logical Component Breakdown diagrams	0..*
Diagram	Interface(s) diagrams	0..*
Diagram	Contextual Component Interface diagrams (Internal, External and/or Detailed)	0..*
Diagram	Mode State Machine diagram	0..*
Diagram	Class diagram	0..*
Diagram	Package Dependency diagrams	0..*
Diagram	Capability Realization diagram	0..*
Diagram	Logical Data Flow diagrams	0..*
Diagram	Exchange, Functional and Interface Scenario diagrams	0..*
Diagram	Functional Chain Description diagrams	0..*
Constrain	Constraint	0..*
Function	Logical Functions	1..*
Functional Chain	Functional Chains	0..*
Functional Port	Functional Port (Input and/or Output)	1..*
Capability	Capability Realization	1..*
Interface	Interface	0..*
Exchange Item	Exchange Item	0..*
Class	Class	0..*

Data	Message, Numeric, Physical Quantity, String, Boolean, Enumeration, Exception, Binary, Literals, References, Collection etc.	0..*
Component	Logical Component	1..*
Actor	Logical Actor	1..*
Port	Component and/or Physical	0..*
Mode	Mode	0..*
State	State	0..*
Property Value	Property types and values (Boolean, Enumeration, Float, Integer, String etc.)	0..*

ARCADIA concepts and activities:

- Structural definition of a functional system architecture.
- Realization of system capabilities.
- Creation of data and interface architecture as needed.
- Creation of behavioural views as needed.

EULYNX MBSE elements:

Table 18: EULYNX MBSE elements

Type	Element	Multiplicity
View	Functional Context	1
Use Case	Use cases	1..*
Diagram	SysML use case diagrams	1..*
Actor	Actor	1..*
View	Use case scenarios	1
Diagram	SysML sequence diagrams	1..*
View	Logical Context (SUS)	1
Diagram	SysML Block Definition Diagrams (BDD)	1..*
View	Logical Context (SIUS)	1
Diagram	SysML Block Definition Diagrams (BDD)	1..*

EULYNX MBSE concepts and activities:

- Provision of functional context to user requirements using use cases.

- Enrichment of use cases with communication between the (sub)system under specification and the environment.
- Provision of a top-level structural definition (logical context) of the (sub)system under specification that includes its interactions with the environment and other entities.
- Enrichment of the logical context with top-level interface definitions.

8.4.5 Step Five – Mapping

This step discusses the mapping of elements, concepts and/or activities between ARCADIA and EULYNX MBSE.

Task decision 3: The EULYNX elements and representations are considered immutable.

Therefore, the mapping efforts consider the EULYNX MBSE AL1 constructs and representations as reference and provide best possible options for ARCADIA in Capella. The best-suitable solution is the only one included in this section. The discussion of other possible options is abstracted away.

The table below is intended to be used in conjunction with Table 16: General comparison between ARCADIA and SysML elements.

Table 19: EULYNX MBSE and ARCADIA Mapping

EULYNX SysML	Mapping Relation	ARCADIA / Capella (LA)
Use case	Satisfies	Capability (realization)
Use case diagram	Satisfies	Capability Realisation Involvement diagram <i>Or</i> Capability Realization diagram
Sequence diagram ¹ (use case scenario)	Satisfies	Capability scenario (functional or exchange)
Actor	Satisfies	Logical Entity <i>Or</i> Logical Actor
Logical Structural Entity	Satisfies	Logical Component <i>Or</i> Part
Environmental Structural Entity	Satisfies	Logical Component

¹ Functional exchanges in the Capella diagram are similar to sequence messages in the EULYNX diagram. Although Capabilities in Capella inherently contain “Pre-condition” and “Post-condition” fields, a Constraint may be used in the scenario diagram to visually indicate the conditions.

		Or Part
Block Definition Diagram	Satisfies	Logical Architecture diagrams
Connectors (relationship)	May Satisfy	Component Exchange Or Functional Exchange
Combined Fragment operators (opt, par, alt, loop)	Satisfies	OPT, PAR, ALT, LOOP fragments
Pre/Post-condition	Satisfies	Capability properties (Capella OOTB provision)
Logical interface (SysML Association)	May Satisfy	Component Exchange
Interface (of SUS)	May Satisfy	(Logical) Component Port
Functional Entity	Satisfies	Function
Information Flow	May Satisfy	Functional Exchange, Data, or Exchange Item

Legend:

- *Satisfies* – The ARCADIA/Capella element conveys the exact same meaning as the EULYNX SysML element when used in representations in the same context.
- *May Satisfy* – The ARCADIA/Capella element may be used to convey the intended meaning. For example, it may be called by a different name; may have slightly different usage semantics; may have different type casting, and so on. The ARCADIA representation may either include the necessary justification or represent the subsystem under specification in a slightly different manner with the inputs and outputs remaining the same.
- *No Match* – No suitable ARCADIA/Capella element or representation exists that conveys the meaning of the reference SysML element or concept.

The System Engineering Management Plan (SEMP)

The System Engineering Management Plan (SEMP) is a guidebook produced and maintained by the System Pillar (SP). It contains the engineering rules and best practices for systems engineering activities within the SP. While the SEMF should ideally cover all the system levels within the SP, at the time of writing, only levels 1 to 4 are considered. As a result, the rules only cover ARCADIA. The EULYNX MBSE rules are mostly contained in Eu.Doc.30 Modelling Standard which is independent of the SEMF.

As a result, the mapping (and bridging) discussed and presented in this document should augment the SEMF, and a new version must be published considering the bridging efforts contained here.

8.4.6 Steps Six and Seven – Mapping Implementation

This step proposes a method to achieve the presented mapping.

The selected strategies of modified option 1 and option 2 place importance on traceability between the two methodologies. As a result, an external solution may produce the proposed mapping using an external matrix of traceability between the architecture elements. This matrix is generated using Python scripts on Capella and VB scripts on PTC Windchill Modeler. The generation of such a traceability matrix is discussed below.

The traceability matrix is customizable, and depending on the use case, several specific matrices can be generated. The inputs to the activity are the models.




Figure 25: High-level visual representation of the matrix generation process

The matrix generation logic can be designed with both an automatic and a manual trigger. Depending on the system engineering process(es) applied in the System Pillar, a script that generates the required traceability matrices can be created and set to trigger based on conditions such as,

- At regular intervals,
- Manual invocation,
- Certain elements modified – type of element etc.,
- Audit purposes,
- Quality management,
- Review activities,
- External publication,

And so on.

An advantage of such a matrix is that the input is tool-agnostic. A change in tool will only warrant a potential change in the script with little to modification in the end-to-end process.

The outputs from a sample script considering the current endpoints of Capella and PTC Windchill Modeller are included below for reference.

	A	B	C	D	E	F	G	H
1	System Function	Involving Capabilities	Allocating Actor	Parent	All Related Diagrams	Out Flow Ports	Outgoing Functional Exchanges	In Flow Ports
					[ES] Brake to a stop [ES] Change speed [ES] Maintain constant speed [ES] Start driving [SAB] Structure [SDFB] Start driving [SFBD] Root System Function			FIP 1 FIP 1 FIP 2
2	Observe traction and braking	Start driving Start driving	none	Root System Function Root System Function		FOP 1 FOP 1	Traction force > 10 kN/loco Traction force > 10 kN/loco	
					[SAB] Structure [SAB] Structure [SDFB] Initialise system [SFBD] Root System Function			
3	Register train data	Initialise system Initialise system	TCS_TCMS TCS_TCMS	Root System Function Root System Function		FOP 1 FOP 1	train data train data	none
					[SAB] Structure [SAB] Structure [SDFB] Initialise system [SFBD] Root System Function			
4	Register maximum allowed speed and traction/braking forces	Initialise system Initialise system	TCS_TCMS TCS_TCMS	Root System Function Root System Function		FOP 1 FOP 1	max speed and braking capabilities max speed and braking capabilities	none
					[ES] Brake to a stop [ES] Brake to a stop [ES] Change speed [ES] Start driving [SAB] Structure [SDFB] Start driving [SFBD] Root System Function			
5	Set target speed	Start driving Start driving	ATO-OB ATO-OB	Root System Function Root System Function		FOP 1 FOP 1	target speed at next point in journey target speed at next point in journey	none
					[SAB] Structure [SAB] Structure [SDFB] Initialise system [SFBD] Root System Function			
6	Set speed, acceleration and braking constraints	Initialise system Initialise system	none	Root System Function Root System Function		FOP 1 FOP 1	maximum allowed force application maximum allowed force application	FIP 1 FIP 1 FIP 2

Figure 26: Sample output from a script that generates a traceability matrix from a Capella model

The formatting of the output and the scope of the data considered can be adjusted as needed. Further analysis and project-specific inference of knowledge can be performed depending on the use case or business need.

Due to licensing limitations (availability) with the PTC Modeler, a similar matrix from the tool could not be generated at the time of writing this document. Therefore, a simple “linked list” style of output from a EULYNX model in PTC Modeler is instead included here for reference and proof of concept. When sufficient licenses are available, more testing in the tool can resume to match the output formatting of the Capella script.

A	
31	PORT: T5_Signal_Aspect
32	PORT STEREOTYPE: FlowPort
33	PORT STEREOTYPE: SySim InputPort
34	PORT: T6_Luminosity
35	PORT STEREOTYPE: FlowPort
36	PORT STEREOTYPE: SySim InputPort
37	STEREOTYPE: Block
38	STEREOTYPE: SySim ControlBlock
39	STEREOTYPE: functional entity
40	STATE MACHINE: S_SCI_LS_Command - Functional Viewpoint
41	STATE: Initial0
42	STATE: SENDING_COMMANDS
43	EAB: when(t23in_Signal_Aspect)[SENDING_COMMANDS]
44	APPLIED CONSTRAINT: TransitionInfo1
45	EAB: when(t23in_Signal_Aspect)[SENDING_COMMANDS]
46	APPLIED CONSTRAINT: TransitionInfo2
47	EAB: when(t23in_Signal_Aspect)[SENDING_COMMANDS]
48	APPLIED CONSTRAINT: TransitionInfo3
49	EAB: when(t25in_Luminosity)[SENDING_COMMANDS]
50	APPLIED CONSTRAINT: TransitionInfo4
51	EAB: when(t25in_Luminosity)[SENDING_COMMANDS]
52	APPLIED CONSTRAINT: TransitionInfo5
53	PACKAGE: Functional requirements specification
54	PACKAGE: Subsystem Light Signal - Functional Viewpoint
55	PACKAGE: Definition of time values

Figure 27: Sample output from a script that generates a list of all architectural elements from a model in PTC Modeler

The snippets included here prove that an external bridge, here onwards referred to as *adapter*, can be used to link not only the dissimilar methodologies but also the tools and data.

However, the practical implementation of this step, and the solution strategy, requires deeper consideration of the following aspects.

1. There is currently no meaningful link between the architectural (implementation) elements on both sides. This link is beyond the scope of a methodology as domain experts (and system engineers) must provide suitable context. For example, what exact capability in Capella is analogous to what exact use case in EULYNX. The methodology connects provisional elements or meta-model elements but not the actual design elements themselves. The scripts would need to be heavily customised with lot of static configurations. An alternate solution could be derived by modifying the naming scheme in the respective modelling

standards to include some mapping identifiers in the names of the blocks. However, this discussion is beyond the scope of this task.

2. The depth of the scripts depends on the tool and environment. For example, Capella is an open-source tool with its XML data easily accessible. PTC Windchill Modeler requires the purchase of license(s) and uses non-standard data formats to store model information; it is not as easily accessible as Capella's model information. Furthermore, both the tools in Europe's Rail are hosted on the cloud. No local copies of the models exist. The depth and coverage of the scripts in such conditions may not be sufficient.
3. Depending on the level of detail required, simple data exports from PTC Windchill Modeler using a script may not be sufficient for meaningful traceability or knowledge management activities. PTC may need to be contacted for training or script creation.

The adapter logic can be designed with these considerations to achieve a meaningful connection between ARCADIA and EULYNX MBSE. Since the bridge is proposed as an adapter (external), the aspects considered and discussed in this step can be addressed relatively easily.

8.4.7 Steps Eight and Nine – Example / Test Case

This step includes examples showing practical possibility of an adapter as discussed in the previous steps.

The bridging may practically resemble the following graphic.




Figure 28: Traceability points between the abstraction levels of EULYNX and ARCADIA logical architecture

With reference to the solution strategy linking Logical Architecture elements and Abstraction Level 1 elements between ARCADIA and EULYNX MBSE respectively, especially the element/concept comparison tables, an example for the EULYNX Subsystem Point is included below.




Figure 29: (Points of) traceability between ARCADIA LA capability realisation and EULYNX MBSE AL1 use case functional context




Figure 30: P_UC2.1 sequence diagram from EULYNX MBSE (SysML) reconstructed in ARCADIA




Figure 31: An SUS example visualising the mapping presented in the strategy (part 1/2 – from EULYNX Logical Context)




Figure 32: An SUS example visualising the mapping presented in the strategy (part 2/2 – from EULYNX Functional Partitioning)




Figure 33: An example visualising the Information Flows mapping. The enumerations are essentially data (types) that can be handled using the Data provision in Capella

A provision of Capella (ARCADIA) that may be utilised to comprehensively bridge ARCADIA and EULYNX MBSE is the Data Flow diagrams. In a general systems engineering context, Data Flow diagrams may be used to visualise high level functions. It may be best suited for AL1 refinement, as the examples below may highlight.




Figure 34: An example visualising the system analysis (data flow) using system-level functions

Another Capella feature that can be utilised to better capture and analyse functional decomposition is the refinement of system and/or logical functions.




Figure 35: An example showing refinement of functions

However, such refinement or data flow representations typically begin at system level 2, and may therefore be utilised according to SEMP guidelines.

8.5 EVALUATION AND CONCLUDING REMARKS

The EULYNX MBSE-ARCADIA bridging strategy presented in this chapter is a concept. Therefore, the evaluation of the strategy is primarily based on SE concepts, engineering rules and methodologies relevant to both the endpoints of the “bridge”. This is deemed the best approach to evaluating the strategy since both the MBSE methodologies developed in isolation and are currently applied at different abstraction levels and under different contexts.

As a result, the evaluation of the strategy is performed considering the following factors:

1. Alignment with SEMP v3
2. Feasibility of the concept
3. Benefits to the System Pillar

The following sub-chapters describe the factors and include evaluation comments.

8.5.1 Alignment with SEMP v3

The System Engineering Management Plan (SEMP) is a set of documents that supports ERJU System Pillar in its engineering activities by providing guidelines, rules and best practices. It is maintained by the Engineering Environment Team (EET). The SEMP is a handbook for all relevant design activities within the SP.

At the beginning of the task (R2DATO WP30 Task 30.1) as per the grant agreement, PTC Windchill Modeler was the SysML tool of choice in the System Pillar, for EULYNX activities (SP level 5). However, as of SEMP v3 revision 633373 of the Engineering Tools chapter at the time of writing, no official SysML tool exists in the System Pillar. An identification of a suitable SP level 5 tool by EET is pending. As a result, a “practical” bridging strategy cannot be verified at the moment. The solution strategy presented in this document considers the situation and presents a solution that should ideally work with any SysML tool that uses the EULYNX MBSE methodology.

The ARCADIA methodology and the Capella tool are recommended by SEMP v3 for SP levels 1-4, and temporarily for SP level 5. The discussion included in this deliverable uses unmodified ARCADIA and Capella rules, the same used by SEMP v3 MBSE Methodology Handbook revision 722568. Furthermore, the mapping of ARCADIA/Capella elements and Polarion work items does not affect the solution presented in this document and vice versa.

Note: The SEMP is internal to ERJU SP and is maintained by the EET. Please contact the SP [9] for more information.

Therefore, with special attention to the following key factors, task 30.1.4 aligns with SEMP v3.

- The endpoints, involved environments, and engineering rules discussed in this document do not contradict the rules included in SEMP v3.
 - The selection of a SysML tool by the SP does not affect the present solution as any SysML tool will follow the EULYNX MBSE methodology which is the endpoint used by this task.
 - ARCADIA is used unmodified in both SP and the presented solution. Capella addons do not change the interpretation or usage of the existing rules.

The solution presented is SysML tool-agnostic and uses the EULYNX MBSE methodology. Therefore, any change in future versions of SEMP should ideally not disrupt the application and development of the concept further.

8.5.2 Feasibility of the Concept

Feasibility of the concept refers to the ability to apply the concept to a practical SP levels 1-5 system. It could, for example, refer to the bottom-up development of a EULYNX subsystem in SysML to a Capella representation in SP level 4. The bridging concept can only be applied once a dictionary of the involved syntax and semantics is created. This dictionary, combined with engineering rules such as the ones included in this document, SEMP v3 and EULYNX MBSE methodology, then guides the modelling activities.

These modelling activities can be performed immediately post identification of a SysML tool by the System Pillar. While the concept can be practically tested using SysML tools such as Eclipse Papyrus as of today, it is recommended to wait for a decision from the System Pillar because the compatibility of the SysML tool with the EULYNX MBSE methodology is beyond the scope of this document. The modelling activities ultimately provide proof of the presented concept.

Since there is no intrinsic hindrance to the feasibility of the solution strategy presented in this document, the strategy is deemed ready to be tested at the earliest convenience of the System Pillar.

External factors affecting the application of the concept, such as the identification of a tool by the SP, are beyond the scope of the discussion included in this document.

8.5.3 Benefits to the System Pillar

Apart from the expected benefit of an integrated MBSE methodology (continuous workflow), key benefits to the System Pillar are summarized in the following points.

- The solution strategy is SP level 5 tool-agnostic. This aligns with SEMP v3.
- The presented strategy supports end-to-end traceability from SP level 1 to SP level 5.




Figure 36: An example of model-based safety assessment, using Capella.

The point immediately above enables early verification and validation (V&V), and also model-based safety assessment techniques. An example of such a model-based safety analysis is included below.

The example includes functional chains used to visualise propagation of faults. This example highlights the possibility of performing dynamic impact analysis upon realization of the bridge discussed in this chapter.

8.5.4 Concluding Remarks

Task 30.1.4 set out to link the dissimilar System Pillar levels 1-4 MBSE methodology (ARCADIA) and the EULYNX MBSE methodology (level 5). This link was expected to enable an end-to-end workflow that could be applied in the SP with bidirectional traceability. Such an endeavour requires linking not just the tool(chain)s but also the representational elements, concepts and workflows in a meaningful manner. During the course of the work, the tool of choice for SP level 5 was changed from PTC Windchill Modeler. At the time of writing, as discussed in the section above, there is no SysML tool recommended by SP level 5.

As a result, task 30.1.4 pivoted to a conceptual solution, the strategy of which can be applied, validated and improved once a tool is selected by the SP's Engineering Environment Team. In simpler terms, this means that the strategy presented here is ready for practical implementation and is tool-agnostic by design to accommodate SP needs in the future.

9 CONCLUSIONS

This deliverable (D30.1) of the FP2 R2DATO project covers the goals of digitalisation and automation towards introducing a comprehensive framework for verification and validations. The deliverable covers three distinct tasks and four different development tracks:

1. Task 30.1.1 covered in Chapters 5 and 6. The focus of this task is the verification of models using formal methods. The transformation and validation of models by way of logic programming is explored in Chapter 5. Topics such as the construction and use of abstract syntax trees, state machines, transformation of finite state machines into logic programs, natural deduction, and formal and semiformal methods in the RAMS process are discussed in detail with necessary evidence, recommendations and conclusions provided.
2. Chapter 6 takes a step further by exploring and providing evidence of practical use cases of formal verification. SysML models are transformed to Promela in this case study of formal verification. A methodology is presented with discussion on its implementation and results. This proof-of-concept not only demonstrates the advantages of formal verification but also acts as a guide to implementing formal methods in the System Pillar.
3. Task 30.1.3 is covered by Chapter 7. This task explores the interoperability of specification model definitions between various model-based tools. It is quite common in large organizations for teams to use different platforms and toolchains, and similar issues arise in a number of scenarios. One such example is the System Pillar which uses differing MBSE methodologies and tools in its five levels of system specification. This task set out to address such issues by exploring the interoperability of (existing) models between (existing) tools.
4. Task 30.1.4 is discussed in detail in Chapter 8. The focus of this task is to integrate or bridge the dissimilar MBSE methodologies in use in the System Pillar. System Pillar levels 1-4 use the ARCADIA methodology, while level 5 uses the EULYNX MBSE methodology. Both methodologies differ in process and philosophy, and are realised in different tools. As a result, a streamlined engineering workflow as envisioned in and recommended by the SEMP is desired. This task presents a solution that addresses this issue.

Despite the differing objectives of the development tracks, they share a common foundation: advancing the state of the art in model-based verification and validation for railway signalling systems. Together, they contribute to the broader vision of a Single European Railway Area (SERA) by enabling more rigorous, automated, and traceable engineering processes that can support system authorisation and certification.

9.1 SUMMARY OF ACHIEVEMENTS

Chapter 5 explored how concepts from logic programming, term rewriting and related formal specification languages can be utilised in the transformation and validation of models in the context of design and verification of safety-related systems. This also included the use of natural deduction as a common, formal basis for the verification of properties satisfied by the models. It was shown how such an approach facilitates flexible use of abstract syntax trees in the specification, analysis and transformation of models and a logic-deductive approach to the verification. The chapter was concluded with an overview on how formal and semi-formal methods can contribute to the RAMS-process, including the specific contributions from the proposed toolchain.

Chapter 6 successfully demonstrated that SysML behavioural models used in EULYNX specifications can be systematically transformed into formal verification models amenable to model checking. The four-stage transformation pipeline developed under this task processed 13 state machines of varying complexity, achieving 100% structural preservation across 110 states, 202 base transitions, 52 guard conditions, and 144 unique events. All generated Promela models compile successfully using the SPIN model checker and demonstrate correct structural properties. The transformation correctly implements critical semantic mappings including parent event propagation for composite states, hierarchical state naming for traceability, and synchronous event channels matching SysML run-to-completion semantics. These results validate the feasibility of formal verification for EULYNX SysML specifications and provide a practical foundation for safety assurance activities.

Chapter 7 delivered a proof of concept for automated comparison of EULYNX specification models, addressing the challenge of verifying supplier compliance with baseline specifications. The comparison methodology employs semantic model comparison operating on extracted behavioural content rather than raw XML representations, correctly identifying additions, removals, and modifications to states and transitions. The compatibility assessment implements the principle that EULYNX specifications define minimum required behaviours: extensions are classified as compatible while omissions are flagged as potentially non-compliant. The comparison algorithm was validated through systematic testing covering the primary modification scenarios, demonstrating correct differential analysis and verdict determination.

Chapter 8 addressed the integration challenge between the ARCADIA methodology used in System Pillar levels 1-4 and the EULYNX MBSE methodology used at level 5. The bridging strategy developed aligns abstraction levels, maps corresponding model elements, and enables traceability across tools, supporting the streamlined engineering workflow envisioned by the System Engineering Management Plan.

9.2 CHALLENGES ENCOUNTERED AND ADDRESSED

The major challenges encountered by the team during the course of this project are included below.

- The transformation methodology in Chapter 6 currently addresses Phase 1 (structural transformation) while Phase 2 (semantic enrichment) remains as future work. Phase 2 activities including guard condition evaluation logic, action body translation, timing constraint modelling, and inter-state-machine communication require domain expertise through iterative refinement. The generated Promela models require semantic enrichment before full behavioural verification is possible.
- A significant constraint encountered during the work described in Chapter 7 was the inability to obtain identical EULYNX models exported from multiple SysML tools due to licensing constraints and tool availability. The proof of concept employed mocked test models that capture the essential semantic structure, validating the comparison algorithm logic but not the XML parsing capability across different tool vendors. Cross-tool interoperability remains theoretical and requires validation with actual exports from PTC Windchill Modeler, MagicDraw, and IBM Rhapsody before production deployment.
- The work on bridging the ARCADIA and EULYNX MBSE methodologies in Chapter 8 encountered a challenge due to a change in strategy within the System Pillar regarding the SysML tool. The task was initially scoped around two endpoints: Capella for ARCADIA and

PTC Windchill Modeler for EULYNX MBSE. However, during the course of the work, the System Pillar discontinued the use of PTC for Level 5 specification. As a result, the task shifted from developing a comprehensive solution to producing a conceptual approach, the validation of which may be performed at a later stage once EET has identified a SysML tool for Level 5 specification within the System Pillar.

Therefore, the major challenges faced by the team forced the tasks to primarily perform theoretical evaluations over the originally planned empirical validation. The respective chapters cover these points in detail.

9.3 FUTURE WORK FOR AUTOMATED AUTHORISATION

The efforts towards realising automatic transformation, means of verification and validation (V&V), and traceability between models using different modelling approaches presented in this document advocate an end-to-end streamlined process. The ERJU System Pillar is where such a process can be implemented.

While the document presents concepts and strategies that support the above endeavour, it does not cover all practical aspects of such an end-to-end process. It is beyond the scope of this project. However, over the course of the included tasks in the project, some activities have been identified that could continue the work presented here and provide added value to applications in the SP. Some of them are included below.

These include implementation activities, open points and future work.

- The ARCADIA and EULYNX MBSE bridge work enables early system safety analysis.
 - Model-based safety assessment can be integrated into the eventual workflow in the form of impact analysis through use of various addons for Capella. The SP already recognizes the addons Requirements Management Viewpoint and Property Values Management Tool, both of which can be used in impact analysis.
 - With traceability being the focus of the strategy, and the fact that the solution recommends the use of scripts, it is possible to perform early V&V using scripts and customised traceability extracts.
- The ARCADIA and EULYNX MBSE solution advocates traceability using an external solution. Once EET identifies an SP level 5 SysML tool, it is recommended to further develop the strategy presented here to integrate traceability features within the toolchain for levels 1-5.

REFERENCES

- [1] "Europe's Rail," [Online]. Available: <https://rail-research.europa.eu>.
- [2] "EULYNX Modelling Standard Eu.Doc.30," [Online]. Available: <https://eulynx.eu/resource-hub-documents/?ee=1&eeFolder=General-Documents%2FModelling-Standard&eeListID=1>.
- [3] "OMG SysML," [Online]. Available: <https://www.omg.org/sysml/>.
- [4] "ARCADIA Method," [Online]. Available: <https://mbse-capella.org/arcadia.html>.
- [5] "X2Rail-2 Deliverable D5.5, Application on Standard Interface(s), (Nov 17, 2020) [Confidential]," [Online]. Available: https://projects.shift2rail.org/s2r_ip2_n.aspx?p=X2RAIL-2.
- [6] "X2RAIL-5 Deliverable D10.5, Automated Transformation and Verification," [Online]. Available: https://projects.shift2rail.org/s2r_ip2_n.aspx?p=X2RAIL-5.
- [7] "EULYNX specifications, "Trackside Asset Specifications: Baseline X"," [Online]. Available: https://rail-research.europa.eu/system_pillar/trackside-assets-specifications/.
- [8] "Capella," [Online]. Available: <https://mbse-capella.org/>.
- [9] "ERJU System Pillar," [Online]. Available: https://rail-research.europa.eu/system_pillar/.
- [10] "EULYNX," [Online]. Available: <https://eulynx.eu/>.
- [11] "IBM DOORS," [Online]. Available: <https://www.ibm.com/docs/en/engineering-lifecycle-management-suite/doors/9.7.0?topic=overview-doors>.
- [12] "EULYNX System Definition document," [Online]. Available: https://eulynx.eu/storage/simple-file-list/General-Documents/Baseline-set-4-Release-4/20250619-EULYNX-System-Definition-Eu_Doc_7-v4_2-4_A.pdf.
- [13] "INCose, "MBSE Initiative"," [Online]. Available: <https://www.incose.org/incose-member-resources/working-groups/transformational/mbse-initiative>.
- [14] "[7] Deliverable D10.2, "Proposed extension of specification approach to meet needs of RCA, WP 10, X2Rail– 5, 13 January 2022".
- [15] "[8] T. Koch, "Rechnergestützter Sicherheitsnachweis: Ein Verfahren zum Ausschluss gefährlicher Systemzustände in rechnergesteuerten Eisenbahn- Sicherungsanlagen", Dresden: Technische Universität, Fakultät Verkehrswissenschaften "Friedrich List", Diss. 1997".

- [16] "DIN EN 50126-1 VDE 0115-103-1:2025-09, "Railway applications – The specification and demonstration of Reliability, Availability, Maintainability and Safety (RAMS)", " [Online]. Available: <https://www.vde-verlag.de/standards/0100884/din-en-50126-1-vde-0115-103-1-2025-09.html>.
- [17] Jon Holt and Simon Perry, SysML for systems engineering, volume 7. IET, 2008.
- [18] L. Delligatti, "SysML Distilled: A Brief Guide to the Systems Modelling Language", Reading, MA, USA: Addison-Wesley, 2013.
- [19] "ISO 81346-1:2022, "Industrial systems, installations and equipment and industrial products – Structuring principles and reference designations – Part 1: Basic rules", " [Online]. Available: <https://www.iso.org/standard/82229.html>.
- [20] "Object Management Group. "OMG Unified Modelling Language™ (OMG UML) Version 2.5." (2015)," [Online]. Available: <https://www.omg.org/spec/UML>.
- [21] "B method," [Online]. Available: <https://www.methode-b.com/en/>.
- [22] "Abstract Syntax Tree," [Online]. Available: https://gropikipedia.com/page/Abstract_syntax_tree.
- [23] "Prolog," [Online]. Available: https://en.wikibooks.org/wiki/Prolog/What_is_Prolog.
- [24] "Concise Promela Reference," [Online]. Available: <https://spinroot.com/spin/Man/Quick.html>.
- [25] "SPIN," [Online]. Available: <https://spinroot.com/spin/whatispin.html>.
- [26] "XMI - XML Metadata Interchange," [Online]. Available: <https://www.omg.org/spec/XMI/>.
- [27] "JSON," [Online]. Available: <https://www.json.org/json-en.html>.
- [28] "Python," [Online]. Available: <https://www.python.org/about/>.
- [29] "MS Excel," [Online]. Available: <https://www.microsoft.com/de-de/microsoft-365/excel?market=de>.
- [30] René Descartes (1628), Regulae ad directionem ingenii.
- [31] "EN 50128," [Online]. Available: <https://www.vde-verlag.de/normen/0831033/din-en-50128-vde-0831-128-2012-03.html>.
- [32] "EN 50716," [Online]. Available: <https://www.vde-verlag.de/normen/0100809/din-en-50716-vde-0115-716-2024-09.html>.
- [33] Abrial, J.-R. (2005). The B-book: assigning programs to meanings. Cambridge: Cambridge University Press.

- [34] Holzmann, G. J. (2004). The SPIN model checker: primer and reference manual. Boston, MA: Addison Wesley.
- [35] DaSilva, C., Dehbonei, Y. and Mejia, F. (1993). Formal specification in the development of industrial applications: Subway speed control system. In: 5th IFIP Conference on Formal Description Techniques for Distribute Systems and Communication Protocols (F.
- [36] Behm, P., Benoit, P., Faivre, A., Meynadier, J.-M.: Météor (1999): A successful application of B in a large project. In: Wing, J.M., Woodcock, J., Davies, J. (eds.) FM 1999. LNCS, vol. 1708, pp. 369–387. Springer, Heidelberg..
- [37] Harel, D. (1987). “Statecharts: A Visual Formalism for Complex Systems”. Science of Computer Programming, Vol. 8, pp. 231–274.
- [38] Cimatti, A., Clarke, E., Giunchiglia, F., and Roveri, M. (2000). “NUSMV: a new symbolic model checker”. International Journal on Software Tools for Technology Transfer, Vol. 2, pp. 410-425.
- [39] Ghezzi, C., Jazayeri, M., and Mandrioli, D. (2003). Fundamentals of software engineering (2nd ed.). Upper Saddle River, NJ: Prentice Hall, Pearson Education, Inc.
- [40] Arthur, R. T. W. (2017). An introduction to logic (2nd ed.). Peterborough, Ontario, Canada: Broadview Press.
- [41] “X2RAIL-5 Deliverable D10.9, Formal Methods (FMs) Guidebook”, [Online]. Available: https://projects.shift2rail.org/s2r_ip2_n.aspx?p=X2RAIL-5.
- [42] “CENELEC,” [Online]. Available: <https://www.cenelec.eu/>.
- [43] “OMG UML,” [Online]. Available: <https://www.omg.org/uml/>.
- [44] “OCL,” [Online]. Available: <https://www.omg.org/spec/OCL/2.4/PDF>.
- [45] “XML,” [Online]. Available: <https://www.w3.org/XML/>.
- [46] “Mermaid JS,” [Online]. Available: <https://mermaid.js.org/>.
- [47] “Graphviz,” [Online]. Available: <https://graphviz.org/>.
- [48] “ERTMS - European Rail Traffic Management System,” [Online]. Available: https://www.era.europa.eu/domains/infrastructure/european-rail-traffic-management-system-ertms_en.
- [49] “PTC Modeler,” [Online]. Available: <https://www.ptc.com/en/products/ptc-modeler>.
- [50] “MagicDraw,” [Online]. Available: <https://www.3ds.com/products/catia/no-magic/magicdraw>.

[51] "IBM Rhapsody," [Online]. Available: <https://www.ibm.com/de-de/products/systems-design-rhapsody>.

[52] "ISO 15288:2023," [Online]. Available: <https://www.iso.org/standard/81702.html>.

[53] "EULYNX System Definition document," [Online]. Available: https://eulynx.eu/storage/simple-file-list/General-Documents/Baseline-set-4-Release-4/20250619-EULYNX-System-Definition-Eu_Doc_7-v4_2-4_A.pdf.